VIPA System SLIO

CPU | 014-CEF0R00 | Manual HB300 | CPU | 014-CEF0R00 | GB | 14-04



VIPA GmbH Ohmstr. 4 91074 Herzogenaurach Telephone: 09132-744-0 Fax: 09132-744-1864 email: info@vipa.com Internet: www.vipa.com

Table of contents

1	General	. 5
	1.1 Copyright © VIPA GmbH	
	1.2 About this manual	
	1.2.1 Safety information	
2	Basics and Assembly	. 9
	2.1 Safety Information for Users	
	2.2 System conception	
	2.3 Dimensions	13
	2.4 Installation	14
	2.5 Demounting and module exchange	19
	2.6 Wiring	
	2.7 Trouble shooting - LEDs	
	2.8 Installation guidelines	
	2.9 General data	
3	Hardware description	
	3.1 Properties	
	3.2 Structure	
	3.2.1 Basic CPU	
	3.2.2 Interfaces	
	3.2.3 Memory management.	
	3.2.4 Slot for storage media	
	3.2.5 Buffering mechanisms.3.2.6 Operating mode switch.	
	3.2.7 LEDs	
	3.3 Technical Data	
4	Deployment CPU 014	
-	4.1 Assembly	
	4.2 Start-up behaviour.	
	4.3 Addressing	
	4.3.1 Overview	
	4.3.2 Addressing backplane bus periphery	
	4.4 Hardware configuration - CPU	48
	4.5 Hardware configuration - I/O modules	50
	4.6 Hardware configuration - Ethernet PG/OP channel	51
	4.7 Setting standard CPU parameters	
	4.7.1 Parametrization via Siemens CPU	
	4.7.2 Parameter CPU	
	4.7.3 Parameter for MPI/DP	
	4.8 Setting VIPA specific CPU parameters	
	4.9 Project transfer	
	4.9.1 Transfer via MPI / optional PROFIBUS4.9.2 Transfer via Ethernet	
	4.9.2 Transfer via memory card	
	4.10 Accessing the web server	
	4.11 Operating modes	
		65
	4.11.2 Function security	
	-	

	4.12 Overall reset	. 67
	4.13 Firmware update	. 69
	4.14 Factory reset	. 70
	4.15 Deployment storage media - VSD, VSC	. 71
	4.16 Extended know-how protection	
	4.17 Cmd - Auto commands	. 74
	4.18 VIPA specific diagnostic entries	. 76
	4.19 Control and monitoring of variables with test functions.	
5	Deployment PtP communication	. 93
	5.1 Fast introduction	. 93
	5.2 Principle of the data transfer	. 94
	5.3 Deployment of RS485 interface for PtP	. 94
	5.4 Parameterization	. 95
	5.4.1 FC/SFC 216 - SER_CFG	. 95
	5.5 Communication	. 98
	5.5.1 Overview	. 98
	5.5.2 FC/SFC 217 - SER_SND	. 99
	5.5.3 FC/SFC 218 - SER_RCV	103
	5.6 Protocols and procedures	106
	5.7 Modbus - Function codes	110
6	Option: PROFIBUS communication	116
	6.1 Overview	116
	6.2 Fast introduction	116
	6.3 Enable bus functionality via VSC	117
	6.4 Hardware configuration - CPU	
	6.5 Deployment as PROFIBUS DP master	
	6.6 PROFIBUS installation guidelines	120
	6.7 Commissioning and Start-up behaviour	124
7	Configuration with TIA Portal	125
	7.1 TIA Portal - Work environment	125
	7.1.1 General	125
	7.1.2 Work environment of the TIA Portal	125
	7.2 TIA Portal - Hardware configuration - CPU	126
	7.3 TIA Portal - Hardware configuration - Ethernet PG/OP	
	channel	129
	7.4 Hardware Configuration - I/O modules	131
	7.5 TIA Portal - Include VIPA library	132
	7.6 TIA Portal - Project transfer	133

1 General

1.1 Copyright © VIPA GmbH

1.1 Copyright © VIPA					
All Rights Reserved	This document contains proprietary information of VIPA and is not to be disclosed or used except in accordance with applicable agreements.				
	This material is protected by the copyright laws. It may not be repro- duced, distributed, or altered in any fashion by any entity (either internal or external to VIPA), except in accordance with applicable agreements, contracts or licensing, without the express written con- sent of VIPA and the business management owner of the material.				
	For permission to reproduce or distribute, please contact: VIPA, Gesellschaft für Visualisierung und Prozessautomatisierung mbH Ohmstraße 4, D-91074 Herzogenaurach, Germany				
	Tel.: +49 9132 744 -0				
	Fax.: +49 9132 744-1864				
	EMail: info@vipa.de				
	http://www.vipa.com				
	 Every effort has been made to ensure that the information contained in this document was complete and accurate at the time of publishing. Nevertheless, the authors retain the right to modify the information. This customer document describes all the hardware units and functions known at the present time. Descriptions may be included for units which are not present at the customer site. The exact scope of delivery is described in the respective purchase contract. 				
CE Conformity Declara- tion	Hereby, VIPA GmbH declares that the products and systems are in compliance with the essential requirements and other relevant provisions. Conformity is indicated by the CE marking affixed to the product				
Conformity Information	For more information regarding CE marking and Declaration of Con- formity (DoC), please contact your local VIPA customer service organization.				

Trademarks	VIPA, SLIO, System 100V, System 200V, System 300V, System 300S, System 400V, System 500S and Commander Compact are registered trademarks of VIPA Gesellschaft für Visualisierung und Prozessautomatisierung mbH.			
	SPEED7 is a registered trademark of profichip GmbH.			
	SIMATIC, STEP, SINEC, TIA Portal, S7-300 and S7-400 are regis- tered trademarks of Siemens AG.			
	Microsoft and Windows are registered trademarks of Microsoft Inc., USA.			
	Portable Document Format (PDF) and Postscript are registered trade- marks of Adobe Systems, Inc.			
	All other trademarks, logos and service or product marks specified herein are owned by their respective companies.			
Information product support	Contact your local VIPA Customer Service Organization representa- tive if you wish to report errors or questions regarding the contents of this document. If you are unable to locate a customer service centre, contact VIPA as follows:			
	VIPA GmbH, Ohmstraße 4, 91074 Herzogenaurach, Germany			
	Telefax: +49 9132 744-1204			
	EMail: documentation@vipa.de			
Technical support	Contact your local VIPA Customer Service Organization representa- tive if you encounter problems with the product or have questions regarding the product. If you are unable to locate a customer service centre, contact VIPA as follows:			
	VIPA GmbH, Ohmstraße 4, 91074 Herzogenaurach, Germany			
	Tel.: +49 9132 744-1150 (Hotline)			
	EMail: support@vipa.de			

1.2 About this manual

Objective and contents This manual describes the CPU 014 of the System SLIO from VIPA. It contains a description of the construction, project implementation and usage.

Product	Order no.	as of state:	
		HW	FW
Basic CPU 014	014-CEF0R00	01	V1.0.0
Target audience	The manual is targeted at users who have a background in automa- tion technology.		
Structure of the manual The manual consists of chapt tained description of a specifi		f chapters. Every chap specific topic.	ter provides a self-con-

Guide to the document	 The following guides are available in the manual: An overall table of contents at the beginning of the manual References with page numbers 		
Availability	 The manual is available in: printed form, on paper in electronic form as PDF-file (Adobe Acrobat Reader) 		
Icons Headings	Important passages in the text are highlighted by following icons and headings:		
	DANGER! Immediate or likely danger. Personal injury is possible.		
	CAUTION! Damages to property is likely if these warnings are not heeded.		
	Supplementary information and useful tips.		

1.2.1 Safety information

Applications conforming with specifications The system is constructed and produced for:

- communication and process control
- industrial applications
- operation within the environmental conditions specified in the technical data
- installation into a cubicle

DANGER!



This device is not certified for applications in

in explosive environments (EX-zone)

Documentation

- The manual must be available to all personnel in the
- project design department
- installation department
- commissioning
- operation

About this manual > Safety information



CAUTION!

The following conditions must be met before using or commissioning the components described in this manual:

- Hardware modifications to the process control system should only be carried out when the system has been disconnected from power!
- Installation and hardware modifications only by properly trained personnel.
- The national rules and regulations of the respective country must be satisfied (installation, safety, EMC ...)

Disposal

National rules and regulations apply to the disposal of the unit!

2 Basics and Assembly

2.1 Safety Information for Users

Handling of electrostatic sensitive modules VIPA modules make use of highly integrated components in MOS-Technology. These components are extremely sensitive to over-voltages that can occur during electrostatic discharges. The following symbol is attached to modules that can be destroyed by electrostatic discharges.



The Symbol is located on the module, the module rack or on packing material and it indicates the presence of electrostatic sensitive equipment. It is possible that electrostatic sensitive equipment is destroyed by energies and voltages that are far less than the human threshold of perception. These voltages can occur where persons do not discharge themselves before handling electrostatic sensitive modules and they can damage components thereby, causing the module to become inoperable or unusable. Modules that have been damaged by electrostatic discharges can fail after a temperature change, mechanical shock or changes in the electrical load. Only the consequent implementation of protection devices and meticulous attention to the applicable rules and regulations for handling the respective equipment can prevent failures of electrostatic sensitive modules.

Shipping of modules

Modules must be shipped in the original packing material.

Measurements and alterations on electrostatic sensitive modules When you are conducting measurements on electrostatic sensitive modules you should take the following precautions:

- Floating instruments must be discharged before use.
- Instruments must be grounded.

Modifying electrostatic sensitive modules you should only use soldering irons with grounded tips.



CAUTION!


Personnel and instruments should be grounded when working on electrostatic sensitive modules.

System conception

2.2 System conception

Overview

System SLIO is a modular automation system for assembly on a 35mm mounting rail. By means of the peripheral modules with 2, 4 or 8 channels this system may properly be adapted matching to your automation tasks. The wiring complexity is low, because the supply of the DC 24V power section is integrated to the backplane bus and defective modules may be replaced with standing wiring. By deployment of the power modules in contrasting colours within the system, further isolated areas may be defined for the DC 24V power section supply, respectively the electronic power supply may be extended with 2A.



Components

- CPU (head module)
- Bus coupler (head module)
- Periphery modules
- Power modules
- Accessories



CAUTION!

Only modules of VIPA may be combined. A mixed operation with third-party modules is not allowed!

CPU




With a CPU, CPU electronic and power module are integrated to one casing. As head module via the integrated power module for power supply the CPU electronic is supplied as well as the electronic of the connected periphery modules. The DC 24 power section supply for the linked periphery modules is established via a further connection at the power module. By installing of up to 64 periphery modules at the CPU, these are electrically connected, this means these are assigned to the backplane bus, the electronic modules are power supplied and each periphery module is connected to the DC 24V power section supply.

CAUTION!

CPU part and power module of a CPU may not be separated! Here you may only exchange the electronic module!

Bus coupler



With a bus coupler bus interface and power module are integrated to one casing. With the bus interface you get access to a subordinated bus system. As head module via the integrated power module for power supply the bus interface is supplied as well as the electronic of the connected periphery modules. The DC 24 power section supply for the linked periphery modules is established via a further connection at the power module. By installing of up to 64 periphery modules at the bus coupler, these are electrically connected, this means these are assigned to the backplane bus, the electronic modules are power supplied and each periphery module is connected to the DC 24V power section supply.

CAL Bus


CAUTION!

Bus interface and power module of the bus coupler may not be separated! Here you may only exchange the electronic module!

Periphery modules

Each periphery module consists of a *terminal* and an *electronic module*.





- 1 Terminal module
- 2 Electronic module

Terminal module




The *terminal module* serves to carry the electronic module, contains the backplane bus with power supply for the electronic, the DC 24V power section supply and the staircase-shaped terminal for wiring. Additionally the terminal module has a locking system for fixing at a mounting rail. By means of this locking system your SLIO system may be assembled outside of your switchgear cabinet to be later mounted there as whole system.

Basics and Assembly

System conception

Electronic module



The functionality of a SLIO periphery module is defined by the *electronic module*, which is mounted to the terminal module by a safe sliding mechanism. With an error the defective module may be exchanged for a functional module with standing installation.

At the front side there are LEDs for status indication. For simple wiring each module shows a corresponding connection diagram at the front and at the side.

Power module



In the System SLIO the power supply is established by power modules. These are either integrated to the bus coupler or may be installed between the periphery modules. Depending on the power module isolated areas of the DC 24V power section supply may be defined respectively the electronic power supply may be extended with 2A. For better recognition the colour of the power modules are contrasting to the periphery modules.

Accessories


Shield bus carrier



The shield bus carrier (order no. 000-0AB00) serves to carry the shield bus (10mm x 3mm) to connect cable shields. Shield bus carriers, shield bus and shield fixings are not in the scope of delivery. They are only available as accessories.

The shield bus carrier is mounted underneath the terminal of the terminal module. With a flat mounting rail for adaption to a flat mounting rail you may remove the spacer of the shield bus carrier.

Bus cover



With each bus coupler, to protect the backplane bus connectors, there is a mounted bus cover in the scope of delivery. You have to remove the bus cover of the bus coupler before mounting a SLIO module. For the protection of the backplane bus connector you always have to mount the bus cover at the last module of your system again.

The bus cover has the order no. 000-0AA00.

Coding pins




There is the possibility to fix the assignment of electronic and terminal module. Here coding pins (order number 000-0AC00) from VIPA can be used.


The coding pin consists of a coding jack and a coding plug. By combining electronic and terminal module with coding pin, the coding jack remains in the electronic module and the coding plug in the terminal module.

This ensures that after replacing the electronics module just another electronic module can be plugged with the same encoding.


2.3 Dimensions Dimensions CPU



Dimensions bus coupler



Installation




Dimensions in mm

2.4 Installation


Functional principle

There is a locking lever at the top side of the terminal module. For mounting and demounting this locking lever is to be turned upwards until this engages audible. Now the module may be pulled forward. For mounting plug the module to the module installed before and push the module to the mounting rail guided by the strips at the upper and lower side of the module. The module is fixed to the mounting rail by pushing downward the locking lever. The modules may either separately be mounted to the mounting rail or as block. Here is to be considered that each locking lever is opened.



Installation


For the exchange of a electronic module, the electronic module may be pulled forward after pressing the unlocking lever at the lower side of the module. For installation plug the electronic module guided by the strips at the lower side until this engages audible to the terminal module.



Coding



There is the possibility to fix the assignment of electronic and terminal module. Here coding pins (order number 000-0AC00) from VIPA can be used. The coding pin consists of a coding jack and a coding plug. By combining electronic and terminal module with coding pin, the coding jack remains in the electronic module and the coding plug in the terminal module. This ensures that after replacing the electronics module just another electronic module can be plugged with the same encoding.



Each electronic module has on its back 2 coding sockets for coding jacks. Due to the characteristics, with the coding jack 6 different positions can be plugged, each. Thus there are 36 possible combinations for coding with the use of both coding sockets.

- **1.** Plug, according to your coding, 2 coding jacks in the coding sockets of your electronic module until they lock.
- **2.** Now plug the according coding plugs into the coding jacks.
- **3.** To fix the coding put both the electronic and terminal module together until they lock.




CAUTION!

Please consider that when replacing an already coded electronic module, this is always be replaced by an electronic module with the same coding.


Even with an existing coding on the terminal module, you can plug an electronic module without coding. The user is responsible for the correct usage of the coding pins. VIPA assumes no liability for incorrectly attached electronic modules or for damages which arise due to incorrect coding!

Mounting Proceeding The modules were directly be mounted to the mounting rail and so connected to the backplane bus and the power supply for the electronic and power section. Up to 64 modules may be mounted. Please consider here that the sum current of the electronic power supply does not exceed the maximum value of 3A. By means of the power module 007-1AB10 the current of the electronic power supply may be expanded with 2A. ♦ *Chapter 2.6 Wiring' on page 23*




Mount the mounting rail! Please consider that a clearance from the middle of the mounting rail of at least 80mm above and 60mm below, respectively 80mm by deployment of shield bus carriers, exist.

Installation



- **1.** Start at the left side with the head module (e.g. bus coupler). For this turn both locking lever upwards, put the head module to the mounting rail and turn both locking lever downward.
- **2.** Before mounting the periphery modules you have to remove the bus cover at the right side of the Head module by pulling it forward. Keep the cover for later mounting.


Mounting periphery modules



▶ Mount the periphery modules you want.


Installation

Mounting the bus cover




After mounting the whole system, to protect the backplane bus connectors at the last module you have to mount the bus cover, now.

Mounting the bus cover at a clamp module



If the last module is a clamp module, for adaptation the upper part of the bus cover is to be removed

Mounting shield bus carrier




The shield bus carrier (available as accessory) serves to carry the shield bus to connect cable shields. The shield bus carrier is mounted underneath the terminal of the terminal module. With a flat mounting rail for adaption to a flat mounting rail you may remove the spacer of the shield bus carrier.

2.5 Demounting and module exchange

Proceeding

With demounting and exchange of a module, head module (e.g. bus coupler) or a group of modules for mounting reasons you have always to remove the electronic module of the just mounted right module. After the mounting it may be plugged again.


Exchange of an electronic module



- **1.** For the exchange of an electronic module, the electronic module may be pulled forward after pressing the unlocking lever at the lower side of the module.
- **2.** For installation plug the electronic module guided by the strips at the lower side until this engages audible to the terminal module.


Exchange of a module

1. Remove if exists the wiring. \mathcal{G} Chapter 2.6 'Wiring' on page 23.



- **2.** Press the unlocking lever at the lower side of the just mounted right module and pull it forward.
- **3.** Turn the locking lever of the module to be exchanged upwards.
- **4.** Pull the module forward.

Demounting and module exchange



- **5.** For mounting turn the locking lever of the module to be mounted upwards.
- **6.** To mount the module put it to the gap between the both modules and push it, guided by the stripes at both sides, to the mounting rail.
- **7.** Turn the locking lever downward again.
- **8.** Plug again the electronic module, which you have removed before.


Exchange of a head module (e.g. bus coupler)



Bus interface and power module of a head module may not be separated!

Here you may only exchange the electronic module!


1. Remove if exists the wiring of the head module. § *Chapter 2.6 Wiring' on page 23.*




- **2.** Press the unlocking lever at the lower side of the just mounted right module and pull it forward.
- **3.** Turn all the locking lever of the head module to be exchanged upwards.
- **<u>4.</u>** Pull the head module forward.

Demounting and module exchange








- **5.** For mounting turn all the locking lever of the head module to be mounted upwards.
- **6.** To mount the head module put it to the left module and push it, guided by the stripes, to the mounting rail.
- **7.** Turn all the locking lever downward again.
- **8.** Plug again the electronic module, which you have removed before.

Exchange of a module group


1. Remove if exists the wiring of the module group. \Leftrightarrow *Chapter 2.6 'Wiring' on page 23.*




2. Press the unlocking lever at the lower side of the just mounted right module of the module group and pull it forward.


Basics and Assembly


Demounting and module exchange




3. Turn all the locking lever of the module group to be exchanged upwards.









- **5.** For mounting turn all the locking lever of the module group to be mounted upwards.
- **6.** To mount the module group put it to the gap between the both modules and push it, guided by the stripes at both sides, to the mounting rail.



- **7.** Turn all the locking lever downward again.
- **8.** Plug again the electronic module, which you have removed before.

Wiring






- **1.** Insert a suited screwdriver at an angel into the square opening as shown. Press and hold the screwdriver in the opposite direction to open the contact spring.
- **2.** Insert the stripped end of wire into the round opening. You can use wires with a cross section of 0.08mm² to 1.5mm².
- **3.** By removing the screwdriver, the wire is securely fixed via the spring contact to the terminal.

Basics and Assembly


Wiring

Standard wiring



(1) DC 24V for power section supply I/O area (max 10A)(2) DC 24V for electronic power supply bus coupler and I/O area

PM - Power module



For wires with a core cross-section of 0.08mm² up to 1.5mm².

Pos.	Function	Туре	Description
1			not connected
2	DC 24V	I	DC 24V for power section supply
3	0V	I	GND for power section supply
4	Sys DC 24V	I	DC 24V for electronic section supply
5			not connected
6	DC 24V	I	DC 24V for power section supply
7	0V	I	GND for power section supply
8	Sys 0V	ļ	GND for electronic section supply

I Input


CAUTION!

Since the power section supply is not internally protected, it is to be externally protected with a fuse, which corresponds to the maximum current. This means max. 10A is to be protected by a 10A fuse (fast) respectively by a line circuit breaker 10A characteristics Z!




The electronic power section supply is internally protected against higher voltage by fuse. The fuse is within the power module. If the fuse releases, its electronic module must be exchanged!

Fusing	 The power section supply is to be externally protected with a fuse, which corresponds to the maximum current. This means max. 10A is to be protected with a 10A fuse (fast) respectively by a line circuit breaker 10A characteristics Z! It is recommended to externally protect the electronic power supply for bus coupler and I/O area with a 2A fuse (fast) respectively by a line circuit breaker 2A characteristics Z. The electronic power supply for the I/O area of the power module 007-1AB10 should also be externally protected with a 1A fuse (fast) respectively by a line circuit breaker 1A characteristics Z.
State of the electronic power supply via LEDs	After PowerON of the System SLIO the LEDs RUN respectively MF get on so far as the sum current does not exceed 3A.
	With a sum current greater than 3A the LEDs may not be activated.
	Here the power module with the order number 007-1AB10 is to be placed between the peripheral modules.
Deployment of the power modules	If the 10A for the power section supply is no longer sufficient, you may use the power module from VIPA with the order number 007-1AB00. So you have also the possibility to define isolated groups.
	The power module with the order number 007-1AB10 is to be used if the 3A for the electronic power supply at the backplane bus is no longer sufficient. Additionally you get an isolated group for the DC 24V power section supply with 4A.
	By placing the power module 007-1AB10 at the following backplane bus modules may be placed with a sum current of max. 2A. After- wards the power module 007-1AB10 is to be placed again. To secure the power supply, the power modules may be mixed used.
<i>Power module 007-1AB00</i>	007-1AB00 007-1AB00 Sys DC 5V: Sys DC 5V: DC 24V: 10A DC 24V: 10A



Wiring

Power module 007-1AB10




- (1) DC 24V for power section supply I/O area (max. 10A)
 (2) DC 24V for electronic power supply bus coupler and I/O area
 (3) DC 24V for power section supply I/O area (max. 4A)
- (4) DC 24V for electronic power supply I/O area

Shield attachment To attach the shield the mounting of shield bus carriers are necessary.

The shield bus carrier (available as accessory) serves to carry the shield bus to connect cable shields.

The shield bus carrier is mounted underneath the terminal of the terminal module. With a flat mounting rail for adaption to a flat mounting rail you may remove the spacer of the shield bus carrier.

After mounting the shield bus carrier with the shield bus, the cables with the accordingly stripped cable screen may be attached and fixed by the shield clamp.



- 2 Shield bus (10mm x 3mm)
- 3 Shield clamp
- 4 Cable shield

2.7 Trouble shooting - LEDs

General

Each module has the LEDs RUN and MF on its front side. Errors or incorrect modules may be located by means of these LEDs.

In the following illustrations flashing LEDs are marked by \mathfrak{P} .

Sum current of the electronic power supply exceeded



Behaviour: After PowerON the RUN LED of each module is off and the MF LED of each module is sporadically on.

Reason: The maximum current for the electronic power supply is exceeded.

Remedy: As soon as the sum current of the electronic power supply is exceeded, always place the power module 007-1AB10. *Chapter 2.6 Wiring' on page 23.*

Error in configuration




Behaviour: After PowerON the MF LED of one module respectively more modules flashes. The RUN LED remains off.

Reason: At this position a module is placed, which does not correspond to the configured module.

Remedy: Match configuration and hardware structure.

Module failure



Behaviour: After PowerON all of the RUN LEDs up to the defective module are flashing. With all following modules the MF LED is on and the RUN LED is off.

Reason: The module on the right of the flashing modules is defective.

Remedy: Replace the defective module.

2.8 Installation guidelines

General

The installation guidelines contain information about the interference free deployment of a PLC system. There is the description of the ways, interference may occur in your PLC, how you can make sure the electromagnetic digestibility (EMC), and how you manage the isolation.

Installation guidelines

What does EMC mean?	Electromagnetic digestibility (EMC) means the ability of an electrical device, to function error free in an electromagnetic environment without being interfered respectively without interfering the environment. The components of VIPA are developed for the deployment in industrial environments and meets high demands on the EMC. Nevertheless you should project an EMC planning before installing the components and take conceivable interference causes into account.		
Possible interference causes	 Electromagnetic interferences may interfere your control via different ways: Electromagnetic fields (RF coupling) Magnetic fields with power frequency Bus system Power supply Protected earth conductor Depending on the spreading medium (lead bound or lead free) and the distance to the interference cause, interferences to your control occur by means of different coupling mechanisms. There are: galvanic coupling capacitive coupling inductive coupling radiant coupling 		
Basic rules for EMC	 In the most times it is enough to take care of some elementary rules to guarantee the EMC. Please regard the following basic rules when installing your PLC. Take care of a correct area-wide grounding of the inactive metal parts when installing your components. Install a central connection between the ground and the protected earth conductor system. Connect all inactive metal extensive and impedance-low. Please try not to use aluminium parts. Aluminium is easily oxidizing and is therefore less suitable for grounding. When cabling, take care of the correct line routing. Organize your cabling in line groups (high voltage, current supply, signal and data lines). Always lay your high voltage lines and signal respectively data lines in separate channels or bundles. Route the signal and data lines as near as possible beside ground areas (e.g. suspension bars, metal rails, tin cabinet). Proof the correct fixing of the lead isolation. Data lines must be laid isolated. Analog lines must be laid isolated. Lay the line isolation extensively on an isolation/protected earth conductor rail directly after the cabinet entry and fix the isolation with cable clamps. Make sure that the isolation/protected earth conductor rail directly after the cabinet entry and fix the isolation with cable clamps. 		

- In special use cases you should appoint special EMC actions.
 Consider to wire all inductivities with erase links.
 - Consider to wire all inductivities with erase links.
 - Please consider luminescent lamps can influence signal lines.
- Create a homogeneous reference potential and ground all electrical operating supplies when possible.
 - Please take care for the targeted employment of the grounding actions. The grounding of the PLC serves for protection and functionality activity.
 - Connect installation parts and cabinets with your PLC in star topology with the isolation/protected earth conductor system. So you avoid ground loops.
 - If there are potential differences between installation parts and cabinets, lay sufficiently dimensioned potential compensation lines.

Isolation of conductors Electrical, magnetically and electromagnetic interference fields are weakened by means of an isolation, one talks of absorption. Via the isolation rail, that is connected conductive with the rack, interference currents are shunt via cable isolation to the ground. Here you have to make sure, that the connection to the protected earth conductor is impedance-low, because otherwise the interference currents may appear as interference cause.

When isolating cables you have to regard the following:

- If possible, use only cables with isolation tangle.
- The hiding power of the isolation should be higher than 80%.
- Normally you should always lay the isolation of cables on both sides. Only by means of the both-sided connection of the isolation you achieve high quality interference suppression in the higher frequency area. Only as exception you may also lay the isolation one-sided. Then you only achieve the absorption of the lower frequencies. A one-sided isolation connection may be convenient, if:
 - the conduction of a potential compensating line is not possible.
 - analog signals (some mV respectively μA) are transferred.
 - foil isolations (static isolations) are used.
- With data lines always use metallic or metallised plugs for serial couplings. Fix the isolation of the data line at the plug rack. Do not lay the isolation on the PIN 1 of the plug bar!
- At stationary operation it is convenient to strip the insulated cable interruption free and lay it on the isolation/protected earth conductor line.
- To fix the isolation tangles use cable clamps out of metal. The clamps must clasp the isolation extensively and have well contact.
- Lay the isolation on an isolation rail directly after the entry of the cable in the cabinet. Lead the isolation further on to your PLC and don't lay it on there again!



CAUTION!

Please regard at installation!

At potential differences between the grounding points, there may be a compensation current via the isolation connected at both sides.

Remedy: Potential compensation line

General data

Conformity and approval				
Conformity				
CE	2006/95/EG	Low-voltage directive		
	2004/108/EG	EMC directive		
Approval				
UL	UL 508	Approval for USA and Canada		
others				
RoHS	2011/65/EU	Product is lead-free; Restriction of the use of certain hazardous substances in electrical and electronic equipment		

Protection of persons and device protection			
Type of protection	-	IP20	
Electrical isolation			
to the field bus	-	electrically isolated	
to the process level	-	electrically isolated	
Insulation resistance		-	
Insulation voltage to reference earth			
Inputs / outputs	-	AC / DC 50V, test voltage AC 500V	
Protective measures	-	against short circuit	

Environmental conditions to EN 61131-2				
Climatic				
Storage / transport	EN 60068-2-14	-25+70°C		
Operation				
Horizontal installation	EN 61131-2	0+60°C		
Vertical installation	EN 61131-2	0+60°C		
Air humidity	EN 60068-2-30	RH1 (without condensation, rel. humidity 10 95%)		
Pollution	EN 61131-2	Degree of pollution 2		
Mechanical				
Oscillation	EN 60068-2-6	1g, 9Hz 150Hz		
Shock	EN 60068-2-27	15g, 11ms		

General data

Mounting conditions			
Mounting place	-	In the control cabinet	
Mounting position	-	Horizontal and vertical	

EMC	Standard		Comment
Emitted interfer- ence	EN 61000-6-4		Class A (Industrial area)
Noise immunity	EN 61000-6-2		Industrial area
zone B	EN 61000-4-2	ESD 8kV at air discharge (degree of severity 3), 4kV at contact discharge (degree of severity 2)	
		EN 61000-4-3	HF irradiation (casing) 80MHz 1000MHz, 10V/m, 80% AM (1kHz) 1.4GHz 2.0GHz, 3V/m, 80% AM (1kHz) 2GHz 2.7GHz, 1V/m, 80% AM (1kHz)
		EN 61000-4-6	HF conducted 150kHz 80MHz, 10V, 80% AM (1kHz)
		EN 61000-4-4	Burst, degree of severity 3
		EN 61000-4-5	Surge, installation class 3 *

*) Due to the high-energetic single pulses with Surge an appropriate external protective circuit with lightning protection elements like conductors for lightning and overvoltage is necessary.

Properties

3 Hardware description

3.1 **Properties**

CPU 014

- SPEED7 technology integrated
- Programmable via SPEED7 Studio, Siemens SIMATIC Manager or TIA Portal
- 192kbyte load memory integrated (96kbyte code, 96kbyte data)
- 64kbyte work memory integrated (32kbyte code, 32kbyte data), expandable up to 192kbyte
- Slot for external storage media (lockable)
- Status LEDs for operating state and diagnostics
- RJ45 interface: Ethernet PG/OP interface integrated
- RS485 interface: switchable PtP(MPI): Serial integrated interface for PtP communication with the protocols: ASCII, STX/ETX, USS, 3964(R), MODBUS RTU, master/slave
- RS485 interface: MPI(DP) field bus functionality unlock able via VSC
- up to 64 SLIO modules placeable
- I/O address area digital/analog 8191byte
- 512 timer/counter, 8192 flag byte



Ordering data


Туре	Order number	Description
CPU 014	014-CEF0R00	Basic CPU 014 with options to extend work memory and bus interface.

Structure > Interfaces

3.2 Structure


3.2.1 Basic CPU

CPU 014



- Locking lever terminal module 1
- Slot for external storage media (lockable)
- 2 3 LED status indication CPU part
- 4 Labelling strip power module
- 5 6 LED status indication power module
- Backplane bus
- DC 24V power section supply 7
- 8 Power module
- 9 Unlocking lever power module
- 10 Twisted pair interface for Ethernet PG/OP channel 11 PtP(MPI) RS485 interface
- 12 MPI(PB) RS485 interface
- 13 Operating mode switch CPU
- 14 CPU part
- 15 Terminal power module

3.2.2 Interfaces




Structure > Interfaces



CAUTION!

CPU part and power module may not be separated! Here you may only exchange the electronic module!

PM - Power module



For wires with a core cross-section of 0.08mm² up to 1.5mm².

Pos.	Function	Туре	Description
1			not connected
2	DC 24V	I	DC 24V for power section supply
3	0V	I	GND for power section supply
4	Sys DC 24V	I	DC 24V for electronic section supply
5			not connected
6	DC 24V	I	DC 24V for power section supply
7	0V	I	GND for power section supply
8	Sys 0V	I	GND for electronic section supply

I Input

Ethernet PG/OP channel

X1

- 8pin RJ45 jack:
- The RJ45 jack serves as interface to the Ethernet PG/OP channel.
- This interface allows you to program respectively remote control your CPU and to access the internal web server.
- Configurable connections are not possible.
- For online access to the CPU via Ethernet PG/OP channel valid IP address parameters have to be assigned to this.

 $\ensuremath{\mathfrak{S}}$ Chapter 4.6 'Hardware configuration - Ethernet PG/OP channel' on page 51

PtP(MPI) interface X2 *9pin SubD jack: (isolated):* The interface supports the following functions, which are switch able via the VIPA specific CPU parameters *Chapter 4.8 'Setting VIPA specific CPU parameters' on page 56*:

PtP (default / after overall reset)

Per default, the RS485 interface is set to PtP functionality. Using the *PtP* functionality the RS485 interface is allowed to connect via serial point-to-point connection to different source res. target systems.

The following protocols are supported:

- ASCII
- STX/ETX
- 3964R
- USS
- Modbus master (ASCII, RTU)
- MPI

The MPI interface serves for the connection between programming unit and CPU. By means of this the project engineering and programming happens. In addition MPI serves for communication between several CPUs or between HMIs and CPU. Standard setting is MPI address 2.

Please consider the MPI interface X2 can only be configured, if X3 is configured as PROFIBUS.

MPI(PB) interface X3

9pin SubD jack: (isolated): The interface supports the following functions, which are switch able via the sub module X1 *'MPI/DP'* in the hardware configuration:

- MPI (default / after reset to factory setting & Chapter 4.14 'Factory reset' on page 70) Per default, the RS485 interface is set to MPI functionality. The MPI interface serves for the connection between programming unit and CPU. By means of this the project engineering and programming happens. In addition MPI serves for communication between several CPUs or between HMIs and CPU. Standard setting is MPI address 2.
- PB

The PROFIBUS master functionality of this interface can be activated by configuring the sub module X1 *'MPI/DP'* of the CPU in the hardware configuration.

Enable bus functionality via VSC

To switch the MPI(PB) interface X3 to PROFIBUS functionality, you have to enable the according bus functionality by means of a VSC storage media from VIPA. By plugging the VSC storage card and then an overall reset the according functionality is enabled.

♦ 'Overview' on page 71

Structure > Buffering mechanisms

3.2.3 Memory management

General

The CPU has an integrated memory. Information about the capacity (min. capacity ... max. capacity) of the memory may be found at the front of the CPU. The memory is divided into the following 3 parts:

- Load memory (integrated/maximum) 192kbyte
- Code memory (50% of the work memory)
- Data memory (50% of the work memory)

The work memory hat 64kbyte. There is the possibility to extend the work memory to its maximum capacity 192kbyte by means of a VSC.

3.2.4 Slot for storage media

Overview

In this slot you can insert the following storage media:

- VSD VIPA SD-Card: External memory card for programs and firmware
- VSC VIPASetCard: External memory card (VSD) for programs and firmware with the possibility to unlock optional functions like work memory and field bus interfaces. These functions can be purchased separately. *Chapter 4.15 'Deployment storage media - VSD, VSC' on page 71*

To activate the corresponding card is to be installed and a Overall reset is to be established. \Leftrightarrow Chapter 4.12 'Overall reset' on page 67

A list of the currently available VSD respectively VSC can be found at www.vipa.com.

3.2.5 Buffering mechanisms

The SLIO CPU has a capacitor-based mechanism to buffer the internal clock in case of power failure for max. 30 days.

With PowerOFF the content of the RAM is automatically stored in the Flash (NVRAM).

CAUTION!

Please connect the CPU for approximately 1 hour to the power supply, so that the internal buffering mechanism is loaded accordingly.

In case of failure of the buffer mechanism Date and Time 01.09.2009 00:00:00 set. Additionally, you receive a diagnostics message. *Chapter 4.18 'VIPA specific diagnostic entries' on page 76*

3.2.6 Operating mode switch

General



With the operating mode switch you may switch the CPU between STOP and RUN.

During the transition from STOP to RUN the operating mode START-UP is driven by the CPU.

Placing the switch to MR (**M**emory **R**eset), you request an overall reset with following load from memory card, if a project there exists.

3.2.7 LEDs

CPU part

PW		Meaning
green	•	As soon as the CPU is supplied with 5V, the green PW-LED (Power) is on.
	0	The CPU is not power-supplied.
on: ● off: ○		

RN	ST	SF	FC	SD	Meaning
green	yellow	red	yellow	yellow	
Boot-up	after Pov	verON			
•	BB	•	•	•	Blinking with 10Hz: Firmware is loaded.
•	•	•	•	•	Initialization: Phase 1
•	•	•	•	0	Initialization: Phase 2
•	•	•	0	0	Initialization: Phase 3
0	•	•	0	0	Initialization: Phase 4
Operatio	on				
0	•	Х	Х	Х	CPU is in STOP state.
BB	0	Х	Х	Х	CPU is in start-up state.
					Blinking with 2Hz: The RUN LED blinks during start-up (OB100) at least for 3s.
0	BB	Х	Х	Х	Blinking with 10Hz: Activation of a new hardware configuration
•	0	0	Х	Х	CPU is in state RUN without error.
Х	Х	•	Х	Х	There is a system fault. More information can be found in the diagnostics buffer of the CPU.
Х	Х	Х	٠	Х	Variables are forced.
Х	Х	Х	Х	•	Accessing the memory card

Structure > LEDs

RN	ST	SF	FC	SD	Meaning
Overall	reset				
0	BB	Х	Х	Х	Blinking with 1Hz: Overall reset is requested
0	BB	Х	Х	Х	Blinking with 2Hz: Overall reset is executed
0	BB	Х	Х	Х	Blinking with 10Hz: Overall reset with activation of a default hardware configuration is executed.
Reset to	o factory s	etting			
•	•	0	0	0	Reset to factory setting is executed
0	•	•	•	•	Reset to factory setting finished without error
Firmwar	Firmware update				
0	•	BB	BB	•	The alternate blinking indicates that there is new firmware on the memory card.
0	0	BB	BB	•	The alternate blinking indicates that a firmware update is executed.
0	•	•	•	•	Firmware update finished without error.
0	BB	BB	BB	BB	Blinking with 10Hz: Error during Firmware update.
on: ● off: ○ blinking: BB not relevant: X					

Ethernet PG/OP channel

L/A (Link/ Activity)	S (Speed)	Meaning	
green	green		
•	Х	The Ethernet PG/OP channel is physically connected to the Ethernet interface.	
0	Х	There is no physical connection.	
BB	Х	Shows Ethernet activity.	
Х	•	The Ethernet interface of the Ethernet PG/OP channel has a transfer rate of 100Mbit.	
Х	0	The Ethernet interface of the Ethernet PG/OP channel has a transfer rate of 10Mbit.	
on: ● off: ○ b	on: ● off: ○ blinking: BB not relevant: X		


Structure > LEDs

LEDs power module

PWR IO

PWR PF

H





CAUTION!

CPU part and power module may not be separated! Here you may only exchange the electronic module!

LEDs PROFIBUS inter-	Dependent on the mode of operation the LEDs show information
face X3	about the state of operation of the PROFIBUS part according to the
	following pattern:

Master operation

DE	BF	Meaning	
(Data Exchange)	(Bus error)		
green	red		
0	0	Master has no project, this means the interface is deactivated respec- tively the master configured without slaves with no errors.	
BB	0	CPU is in STOP state, the master is in "clear" state. All the slaves are in DE and the outputs are of the slaves are disabled.	
•	0	CPU is in STOP state, the master is in "operate" state. All the slaves are in DE. The outputs are enabled.	
•	BB	CPU is in RUN state, at least 1 slave is missing and at least 1 slave is in DE.	
BB	BB	CPU is in STOP state, at least 1 slave is missing and at least 1 slave is in DE.	
0	•	PROFIBUS is interrupted (no communication possible)	
0	BB	At least 1 slave is missing and no slave is in DE.	
Х	BB	At least 1 slave is not in DE.	
on: ● off: ○ blinking (2Hz): BB			

Technical Data

Order no.	014-CEF0R00
Туре	CPU 014
SPEED-Bus	-
Technical data power supply	
Power supply (rated value)	DC 24 V
Power supply (permitted range)	DC 20.428.8 V
Reverse polarity protection	\checkmark
Current consumption (no-load operation)	120 mA
Current consumption (rated value)	1 A
Inrush current	3 A
l²t	0.1 A ² s
Max. current drain at backplane bus	3 A
Power loss	6 W
Load and working memory	
Load memory, integrated	192 KB
Load memory, maximum	192 KB
Work memory, integrated	64 KB
Work memory, maximal	192 KB
Memory divided in 50% program / 50% data	\checkmark
Memory card slot	SD/MMC-Card with max. 2 GB
Hardware configuration	
Racks, max.	1
Modules per rack, max.	64
Number of integrated DP master	1
Number of DP master via CP	-
Operable function modules	64
Operable communication modules PtP	64
Operable communication modules LAN	-
Status information, alarms, diagnostics	
Status display	yes
Interrupts	no
Process alarm	no
Diagnostic interrupt	no
Command processing times	
Bit instructions, min.	0.02 µs
Word instruction, min.	0.02 µs

Order no.	014-CEF0R00
Double integer arithmetic, min.	0.02 µs
Floating-point arithmetic, min.	0.12 µs
Timers/Counters and their retentive charac- teristics	
Number of S7 counters	512
Number of S7 times	512
Data range and retentive characteristic	
Number of flags	8192 Byte
Number of data blocks	1024
Max. data blocks size	64 KB
Max. local data size per execution level	4096 Byte
Blocks	
Number of OBs	24
Number of FBs	1024
Number of FCs	1024
Maximum nesting depth per priority class	16
Maximum nesting depth additional within an error OB	4
Time	
Real-time clock buffered	\checkmark
Clock buffered period (min.)	30 d
Accuracy (max. deviation per day)	10 s
Number of operating hours counter	8
Clock synchronization	\checkmark
Synchronization via MPI	Master/Slave
Synchronization via Ethernet (NTP)	no
Address areas (I/O)	
Input I/O address area	2048 Byte
Output I/O address area	2048 Byte
Input process image maximal	2048 Byte
Output process image maximal	2048 Byte
Digital inputs	16384
Digital outputs	16384
Digital inputs central	512
Digital outputs central	512
Integrated digital inputs	-
Integrated digital outputs	-

Hardware description

Order no.	014-CEF0R00
Analog inputs	1024
Analog outputs	1024
Analog inputs, central	256
Analog outputs, central	256
Integrated analog inputs	-
Integrated analog outputs	-
Communication functions	
PG/OP channel	\checkmark
Global data communication	\checkmark
Number of GD circuits, max.	8
Size of GD packets, max.	22 Byte
S7 basic communication	\checkmark
S7 basic communication, user data per job	76 Byte
S7 communication	\checkmark
S7 communication as server	\checkmark
S7 communication as client	-
S7 communication, user data per job	160 Byte
Number of connections, max.	32
Functionality Sub-D interfaces	
Туре	X2
Type of interface	RS485
Connector	Sub-D, 9-pin, female
Electrically isolated	\checkmark
MPI	\checkmark
MP²I (MPI/RS232)	-
Point-to-point interface	\checkmark
Туре	X3
Type of interface	RS485
Connector	Sub-D, 9-pin, female
Electrically isolated	\checkmark
MPI	\checkmark
MP²I (MPI/RS232)	-
Point-to-point interface	-
Functionality MPI	
Number of connections, max.	32

Order no.	014-CEF0R00
PG/OP channel	✓
Routing	\checkmark
Global data communication	\checkmark
S7 basic communication	\checkmark
S7 communication	✓
S7 communication as server	✓
S7 communication as client	-
Transmission speed, min.	19.2 kbit/s
Transmission speed, max.	12 Mbit/s
Functionality PROFIBUS master	
PG/OP channel	\checkmark
Routing	\checkmark
S7 basic communication	\checkmark
S7 communication	\checkmark
S7 communication as server	\checkmark
S7 communication as client	-
Equidistance support	-
Isochronous mode	-
SYNC/FREEZE	-
Activation/deactivation of DP slaves	-
Direct data exchange (slave-to-slave communi- cation)	-
DPV1	\checkmark
Transmission speed, min.	9.6 kbit/s
Transmission speed, max.	12 Mbit/s
Number of DP slaves, max.	124
Address range inputs, max.	2 KB
Address range outputs, max.	2 KB
User data inputs per slave, max.	244 Byte
User data outputs per slave, max.	244 Byte
Functionality PROFIBUS slave	
PG/OP channel	\checkmark
Routing	\checkmark
S7 communication	\checkmark
S7 communication as server	\checkmark
S7 communication as client	-

Hardware description

Order no.	014-CEF0R00
Direct data exchange (slave-to-slave communi- cation)	-
DPV1	✓
Transmission speed, min.	9.6 kbit/s
Transmission speed, max.	12 Mbit/s
Automatic detection of transmission speed	-
Transfer memory inputs, max.	244 Byte
Transfer memory outputs, max.	244 Byte
Address areas, max.	32
User data per address area, max.	32 Byte
Point-to-point communication	
PtP communication	\checkmark
Interface isolated	\checkmark
RS232 interface	-
RS422 interface	-
RS485 interface	✓
Connector	Sub-D, 9-pin, female
Transmission speed, min.	150 bit/s
Transmission speed, max.	115.5 kbit/s
Cable length, max.	500 m
Point-to-point protocol	
ASCII protocol	\checkmark
STX/ETX protocol	\checkmark
3964(R) protocol	\checkmark
RK512 protocol	-
USS master protocol	\checkmark
Modbus master protocol	\checkmark
Modbus slave protocol	\checkmark
Special protocols	-
Functionality RJ45 interfaces	
Туре	X1
Type of interface	Ethernet 10/100 MBit
Connector	RJ45
Electrically isolated	\checkmark
PG/OP channel	\checkmark
Number of connections, max.	4

Order no.	014-CEF0R00
Productive connections	-
Housing	
Material	PPE
Mounting	Profile rail 35 mm
Mechanical data	
Dimensions (WxHxD)	131.5 mm x 109 mm x 83 mm
Weight	280 g
Environmental conditions	
Operating temperature	0 °C to 60 °C
Storage temperature	-25 °C to 70 °C
Certifications	
UL508 certification	in preparation

Addressing > Overview

Deployment CPU 014 4

4.1 Assembly

Information about assembly and cabling & Chapter 2 'Basics and Assembly' on page 9

4.2 Start-up behaviour

Turn on power supply	 The CPU checks whether a project AUTOLOAD.WLD exists. If so, an overall reset is executed and the project is automatically loaded. The CPU checks whether a command file with the name VIPA_CMD.MMC exists. If so the command file is loaded and the commands are executed. After PowerON and CPU STOP the CPU checks if there is a *.pkg file (firmware file). If so, this is shown by the CPU by blinking LEDs and the firmware may be installed by an update request.
	After this the CPU switches to the operating mode, which is set on the operating mode switch.
Delivery state	In the delivery state the CPU is overall reset. After a STOP→RUN transition the CPU switches to RUN without program.

4.3 Addressing

4.3.1 Overview

To provide specific addressing of the installed peripheral modules, certain addresses must be allocated in the CPU. At the start-up of the CPU, this assigns automatically peripheral addresses for digital in-/ output modules starting with 0 and ascending depending on the slot location.


If no hardware project engineering is available, the CPU stores at the addressing analog modules to even addresses starting with 256.

4.3.2 Addressing backplane bus periphery

The CPU 014 provides an I/O area (address 0 ... 2047) and a process image of the in- and outputs (each address default 0 ... 255). The process image stores the signal states of the lower address (default 0 ... 255) additionally in a separate memory area. The size of the process image can be preset via the parameterization. \Leftrightarrow 'Cycle/ Clock memory' on page 54

The process image this divided into two parts:

- process image to the inputs (PII)
- process image to the outputs (PIQ)



The process image is updated automatically when a cycle has been completed.

Max. number of plug- gable modules	Up to 64 SLIO modules can be connected to SLIO CPU. This sum includes power and clamp modules.
3	

Define addresses by hardware configuration You may access the modules with read res. write accesses to the peripheral bytes or the process image. To define addresses a hardware configuration may be used. For this, click on the properties of the according module and set the wanted address.

Automatic addressing If you do not like to use a hardware configuration, an automatic addressing is established. Here the address assignment follows the following specifications:

- Starting with slot 1, the central plugged modules are assigned with ascending logical addresses.
- The length of the memory area corresponds to the size of the process data of the according module. Information about the sizes of the process data can be found in the according manual of the module.
- The memory areas of the modules are assigned without gaps separately for input and output area.
- Digital modules are mapped starting at address 0 and all other modules are mapped starting from address 256. ETS modules are mapped starting from address 256.
- As soon as the mapping of digital modules exceeds the address 256, by regarding the order, these are mapped starting from address 256.

Hardware configuration - CPU

Slot	Туре	Description	Length	l address	O address
1	021-1BF00	DI 8x	1 Byte	0	
2	021-1BF00	DI 8x	1 Byte	1	
3	022-1BF00	DO 8x	1 Byte		0
4	031-1BB30	Al 2x	4 Byte	256259	
5	032-1BB30	AO 2x	4 Byte		256259
6	031-1BD40	Al 4x	8 Byte	260267	
7	032-1BD40	AO 4x	8 Byte		260267
8	022-1BF00	DO 8x	1 Byte	2	
9	021-1BF00	DI 8x	1 Byte		1

Example for automatic address allocation

4.4 Hardware configuration - CPU

Precondition

The configuration of the CPU takes place at the Siemens *'hardware configurator'*. The hardware configurator is part of the Siemens SIMATIC Manager. It serves for project engineering. Please use for configuration the Siemens SIMATIC Manager V 5.5 SP2 and up.



For project engineering a thorough knowledge of the Siemens SIMATIC Manager and the Siemens hardware configurator is required!

The configuration of the System SLIO CPU happens in the Siemens SIMATIC Manager by means of a virtual PROFINET IO device 'VIPA SLIO CPU'. The 'VIPA SLIO System' is to be installed in the hardware catalog by means of the GSDML.

Installing the IO device VIPA SLIO System

The installation of the PROFINET IO devices 'VIPA SLIO CPU' happens in the hardware catalog with the following approach:

- **1.** Go to the service area of www.vipa.com.
- **2.** Load from the download area at *'PROFINET files'* the file System SLIO_Vxxx.zip.
- Extract the file into your working directory.
- **4.** Start the Siemens hardware configurator.
- **5.** Close all the projects.
- 6. ▶ Select 'Options → Install new GSD file'
- **7.** Navigate to your working directory and install the according GSDML file.
 - After the installation according PROFINET IO device can be found at 'PROFINET IO → Additional field devices → I/O → VIPA SLIO System'

Hardware configuration - CPU

Proceeding


To be compatible with the Siemens SIMATIC manager the following steps should be executed:

- **1.** Start the Siemens hardware configurator with a new project.
- **2.** Insert a profile rail from the hardware catalog.
- **3.** Place at *'Slot'*-Number 2 the CPU 315-2 PN/DP (315-2EH14 V3.2).

Slot	Module
1	
2	CPU 315-2PN/DP
X1	MPI/DP
X2	PN-IO
X2	Port 1
Х2	Port 2
3	


4. Click at the sub module *'PN-IO'* of the CPU.

5. ▶ Select 'Context menu → Insert PROFINET IO System'.



- 6. Create with [New] a new sub net and assign valid address data
- **7.** Click at the sub module '*PN-IO*' of the CPU and open with 'Context menu \rightarrow Properties' the properties dialog.
- **8.** Insert at 'General' a 'Device name' The device name must be unique at the Ethernet subnet.

Hardware configuration - I/O modules




- Navigate in the hardware catalog to the directory 'PROFINET IO → Additional field devices → I/O → VIPA SLIO System' and connect the IO device '014-CEF0R00 CPU' to your PROFINET system.
 - ⇒ In the slot overview of the PROFINET IO device 'VIPA SLIO CPU' the CPU is already placed at slot 0. From slot 1 you can place your system SLIO modules.

4.5 Hardware configuration - I/O modules

Hardware configuration of the modules

Starting with slot 1 place in the slot overview of the PROFINET IO device 'VIPA SLIO CPU' your System SLIO modules in the plugged sequence.

To provide specific addressing of the installed peripheral modules, certain addresses must be allocated in the CPU.



Jardware	configuration	_	Ethernet	P		channel	
laiuwaie	configuration	-	Elliemel	L C	J/UF	Channel	

Parametrization	For parametrization double-click during the project engineering at the slot overview on the module you want to parametrize. In the appearing dialog window you may set the wanted parameters.
Parametrization during	By using the SFCs 55, 56 and 57 you may alter and transfer parame-

ŀ

runtime By using the SFCS 55, 56 and 57 you may alter and transfer parameters for wanted modules during runtime. For this you have to store the module specific parameters in so called "record sets". More detailed information about the structure of the record sets is to find in the according module description.

4.6 Hardware configuration - Ethernet PG/OP channel

Overview The CPU has an integrated Ethernet PG/OP channel. This channel allows you to program and remote control your CPU.

The PG/OP channel also gives you access to the internal web page that contains information about firmware version, connected I/O devices, current cycle times etc.


With the first start-up respectively after an overall reset the Ethernet PG/OP channel does not have any IP address.

For online access to the CPU via Ethernet PG/OP channel valid IP address parameters have to be assigned to this by means of the Siemens SIMATIC Manager. This is called "initialization".


Assembly and commissioning

- **1.** Install your System SLIO with your CPU.
- **2.** Wire the system by connecting cables for voltage supply and signals.
- **3.** Connect the Ethernet jack (X1) of the Ethernet PG/OP channel to Ethernet
- **4.** Switch on the power supply.
 - After a short boot time the CP is ready for communication. He possibly has no IP address data and requires an initialization.
- **"Initialization" via PLC** The initialization via PLC functions takes place with the following proceeding:
 - Determine the current Ethernet (MAC) address of your Ethernet PG/OP channel. This can be found at the front of your CPU with the name "MAC PG/OP: ...".

Hardware configuration - Ethernet PG/OP channel




Setting standard CPU parameters > Parameter CPU



4.7 Setting standard CPU parameters

4.7.1 Parametrization via Siemens CPU

Parametrization via Siemens CPU 315-2EH14 Since the CPU from VIPA is to be configured as Siemens CPU 315-2 PN/DP (6ES7 315-2EH14-0AB0 V3.2) in the Siemens hardware configurator, the standard parameters of the VIPA CPU may be set with "Object properties" of the CPU 315-2 PN/DP during hardware configuration. Via a double-click on the CPU 315-2 PN/DP the parameter window of the CPU may be accessed. Using the registers you get access to every standard parameter of the CPU.



4.7.2 Parameter CPU

Supported parameters

The CPU does not evaluate each parameter, which may be set at the hardware configuration. The parameters of the following registers are not supported: Synchronous cycle interrupts, communication and web. The following parameters are currently supported:

General

- Short description: The short description of the Siemens CPU 315-2EH14 is CPU 315-2 PN/DP.
- Order No. / Firmware: Order number and firmware are identical to the details in the "hardware catalog" window.
- Name: The Name field provides the short description of the CPU. If you change the name the new name appears in the Siemens SIMATIC Manager.
- Plant designation: Here is the possibility to specify a plant designation for the CPU. This plant designation identifies parts of the plant according to their function. Its structure is hierarchic according to IEC 1346-1.

Setting standard CPU parameters > Parameter CPU

- Location designation: The location designation is part of the resource designation. Here the exact location of your module within a plant may be specified.
- Comment: In this field information about the module may be entered.

Startup Startup when expected/actual configuration differs: If the checkbox for 'Startup when expected/actual configuration differ' is deselected and at least one module is not located at its configured slot or if another type of module is inserted there instead, then the CPU does not switch to RUN mode and remains in STOP mode. If the checkbox for 'Startup when expected/actual configuration differ' is selected, then the CPU starts even if there are modules not located in their configured slots of if another type of module is inserted there instead.

- Monitoring time for ready message by modules [100ms]: This operation specifies the maximum time for the ready message of every configured module after PowerON. Here connected PRO-FIBUS DP slaves are also considered until they are parameterized. If the modules do not send a ready message to the CPU by the time the monitoring time has expired, the actual configuration becomes unequal to the preset configuration. Monitoring time for ready message by modules [100ms]
- Transfer of parameters to modules [100ms]: The maximum time for the transfer of parameters to parameterizable modules. Here connected PROFINET IO devices also considered until they are parameterized. If not every module has been assigned parameters by the time this monitoring time has expired; the actual configuration becomes unequal to the preset configuration.
- **Cycle/Clock memory** Update OB1 process image cyclically: This parameter is not relevant.
 - Scan cycle monitoring time: Here the scan cycle monitoring time in milliseconds may be set. If the scan cycle time exceeds the scan cycle monitoring time, the CPU enters the STOP mode. Possible reasons for exceeding the time are:
 - Communication processes
 - a series of interrupt events
 - an error in the CPU program
 - Minimum scan cycle time: This parameter is not relevant.
 - Scan cycle load from Communication: This parameter is not relevant.
 - Size of the process image input/output area: Here the size of the process image max. 2048 for the input/output periphery may be fixed.
 - OB85 call up at I/O access error: The preset reaction of the CPU may be changed to an I/O access error that occurs during the update of the process image by the system. The VIPA CPU is preset such that OB 85 is not called if an I/O access error occurs and no entry is made in the diagnostic buffer either.
 - Clock memory: Activate the check box if you want to use clock memory and enter the number of the memory byte.

The selected memory byte cannot be used for temporary data storage.

Setting standard CPU parameters > Parameter CPU

Retentive Memory	-	Number of Memory bytes from MB0: Enter the number of retentive memory bytes from memory byte 0 onwards. Number of S7 Timers from T0: Enter the number of retentive S7 timers from T0 onwards. Each S7 timer occupies 2bytes. Number of S7 Counters from C0: Enter the number of retentive S7 counter from C0 onwards. Areas: This parameter is not supported.
Interrupts	1	Priority: Here the priorities are displayed, according to which the hardware interrupt OBs are processed (hardware interrupt, time-delay interrupt, async. error interrupts).
Time-of-day interrupts	•	Priority: Here the priorities may be specified according to which the time-of-day interrupt is processed. With priority "0" the corre- sponding OB is deactivated. Active: Activate the check box of the time-of-day interrupt OBs if these are to be automatically started on complete restart. Execution: Select how often the interrupts are to be triggered. Intervals ranging from every minute to yearly are available. The intervals apply to the settings made for <i>start date</i> and <i>time</i> . Start date/time: Enter date and time of the first execution of the time-of-day interrupt. Process image partition: This parameter is not supported.
Cyclic interrupts	-	Priority: Here the priorities may be specified according to which the corresponding cyclic interrupt is processed. With priority "0" the corresponding interrupt is deactivated. Execution: Enter the time intervals in ms, in which the watchdog interrupt OBs should be processed. The start time for the clock is when the operating mode switch is moved from STOP to RUN. Phase offset: Enter the delay time in ms for current execution for the watch dog interrupt. This should be performed if several watchdog interrupts are enabled. Phase offset allows to distribute processing time for watchdog interrupts across the cycle. Process image partition: This parameter is not supported.
Diagnostics/Clock	•	Report cause of STOP: Activate this parameter, if the CPU should report the cause of STOP to PG respectively OP on transition to STOP. Number of messages in the diagnostics buffer: Here the number of diagnostics are displayed, which may be stored in the diagnos- tics buffer (circular buffer). Synchronization type: Here you specify whether clock should syn- chronize other clocks or not. - as slave: The clock is synchronized by another clock. - as master: The clock synchronizes other clocks as master. - none: There is no synchronization Time interval: Time intervals within which the synchronization is to be carried out. Correction factor: Lose or gain in the clock time may be compen- sated within a 24 hour period by means of the correction factor in ms. If the clock is 1s slow after 24 hours, you have to specify a correction factor of "+1000" ms.

Setting VIPA specific CPU parameters

Protection

- Level of protection: Here 1 of 3 protection levels may be set to protect the CPU from unauthorized access.
 - Protection level 1 (default setting): No password adjustable, no restrictions
 Protection level 2 with password:
 - Authorized users: read and write access Unauthorized user: read access only
 - Protection level 3: Authorized users: read and write access Unauthorized user: no read and write access

4.7.3 Parameter for MPI/DP

The properties dialog of the MPI(PB) interface X3 is opened via a double click to the sub module MPI/DP

To switch the interface to PROFIBUS functionality you have to activate the according bus functionality by means of a VSC storage media from VIPA. By plugging the VSC storage card and then an overall reset the according functionality is activated. ♥ Chapter 4.15 'Deployment storage media - VSD, VSC' on page 71

General

- Short description: Here the short description "MPI/DP" for the interface is specified.
 - Order no.: Here nothing is shown.
 - Name: At Name "MPI/DP" is shown. If you change the name, the new name appears in the Siemens SIMATIC Manager.
 - Type: Here you can choose between the functionality MPI and PROFIBUS.
 - Interface: Here the MPI respectively PROFIBUS address is shown.
 - Properties With this button the properties of the interface may be pre-set.
 - Comment You can enter the purpose of the interface.

Address


- Diagnostics: A diagnostics address for the interface is to be preset here. In the case of an error the CPU is informed via this address.
- Operating mode: With the interface type 'PROFIBUS' here you can pre-set the 'Operating mode' DP master.
- Configuration, Clock: These parameters are not supported.

4.8 Setting VIPA specific CPU parameters

Overview

Except of the VIPA specific CPU parameters the CPU parametrization takes place in the parameter dialog of the CPU 315-2 PN/DP from Siemens. After the hardware configuration of the CPU you can set the parameters of the CPU in the virtual IO device *'VIPA SLIO CPU'*. Via double-click at the VIPA SLIO CPU the properties dialog is opened. Here the following parameters may be accessed:

- Function X2 (PtP/MPI)
- MPI address X2
- MPI Baud rate X2
- Additional retentive memory/timer/counter



VIPA specific parameter

The following parameters may be accessed by means of the properties dialog of the VIPA CPU.

- Function X2: Function PtP(MPI) interface X2
 - PtP (default): With this operating mode the RS485 interface acts as an interface for serial point-to-point communication. Here data may be exchanged between two stations by means of protocols.
 - MPI: With this operating mode the interface serves for the connection between programming unit and CPU via MPI. By means of this e.g. the project engineering and programming happens. In addition MPI serves for communication between several CPUs or between HMIs and CPU.
- MPI address X2: With MPI you can specify the MPI address here. With PTP this parameter is ignored by the CPU. Range of values: 2 (default) ... 31
- MPI Baud rate X2: With MPI you can specify the MPI transfer rate here. With PTP this parameter is ignored by the CPU. Range of values: 19.2kb/s ... 12Mb/s, default: 187.5kb/s
- Additional retentive memory: Enter the number of retentive memory bytes With 0 the value '*Retentive memory* → Number of memory bytes starting with MB0' is set, which is pre-set at the parameters of the Siemens CPU.
 Range of values: 0 (default) ... 8192

Project transfer > Transfer via MPI / optional PROFIBUS

- Additional retentive timer: Enter the number of S7 timers. With 0 the value 'Retentive memory
 → Number S7 timers starting with T0' is set, which is pre-set at the parameters of the Siemens CPU.
 Range of values: 0 (default) ... 512
- Additional retentive counter: Enter the number of S7 counter. With 0 the value 'Retentive memory
 → Number S7 counters starting with C0' is set, which is pre-set at the parameters of the Siemens CPU.
 Range of values: 0 (default) ... 512

4.9 **Project transfer**

Overview

General

There are the following possibilities for project transfer into the CPU:

- Transfer via MPI (optional via PROFIBUS)
- Transfer via Ethernet
- Transfer via memory card

To switch the interface X3 MPI(PB) to PROFIBUS functionality you have to activate the according bus functionality by means of a VSC storage media from VIPA. By plugging the VSC storage card and then an overall reset the according functionality is activated. ♥ 'VSC' on page 72

4.9.1 Transfer via MPI / optional PROFIBUS


For transfer via MPI / optional PROFIBUS there are the following 2 interface:

- X2: PtP(MPI) *'PtP(MPI) interface X2' on page 35*
- X3: MPI(PB) *(MPI(PB)* interface X3 ' on page 35
- **Net structure** The structure of a MPI net is electrically identical with the structure of a PROFIBUS net. This means the same rules are valid and you use the same components for the build-up. The single participants are connected with each other via bus interface plugs and PROFIBUS cables. Per default the MPI net runs with 187.5kbaud. VIPA CPUs are delivered with MPI address 2.
- *MPI programming cable* The MPI programming cables are available at VIPA in different variants. The cables provide a RS232 res. USB plug for the PC and a bus enabled RS485 plug for the CPU. Due to the RS485 connection you may plug the MPI programming cables directly to an already plugged plug on the RS485 jack. Every bus participant identifies itself at the bus with an unique address, in the course of the address 0 is reserved for programming devices.

Project transfer > Transfer via MPI / optional PROFIBUS

Terminating resistor

A cable has to be terminated with its surge impedance. For this you switch on the terminating resistor at the first and the last participant of a network or a segment. Please make sure that the participants with the activated terminating resistors are always power supplied. Otherwise it may cause interferences on the bus.



Approach transfer via MPI interface

- **1.** Connect your PC to the MPI jack of your CPU via a MPI programming cable.
- **2.** Load your project in the SIMATIC Manager from Siemens.
- 3. ▶ Choose in the menu 'Options → Set PG/PC interface'.
- **4.** Select in the according list the "PC Adapter (MPI)"; if appropriate you have to add it first, then click on *[Properties.]*
- **5.** Set in the register MPI the transfer parameters of your MPI net and type a valid *address*.
- **6.** Switch to the register *Local connection*.
- **7.** Set the COM port of the PCs and the transfer rate 38400baud for the MPI programming cable from VIPA.
- 8. Transfer your project via '*PLC* → Load to module' via MPI to the CPU and save it with '*PLC* → Copy RAM to ROM' on a memory card if one is plugged.

Project transfer > Transfer via Ethernet

Proceeding Transfer via PROFIBUS interface

To switch the interface to PROFIBUS functionality you have to activate the according bus functionality by means of a VSC storage media from VIPA. By plugging the VSC storage card and then an overall reset the according functionality is activated.

- **1.** Connect your PC to the MPI(PB) jack X3 of your CPU via a MPI programming cable.
- **2.** Load your project in the Siemens SIMATIC Manager.
- 3. ▶ Choose in the menu 'Options → Set PG/PC interface'.
- 4. Select in the according list the "PC Adapter (PROFIBUS)"; if appropriate you have to add it first, then click at [Properties].
- 5. Set in the register PROFIBUS the transfer parameters of your PROFIBUS net and enter a valid *PROFIBUS address*. The *PROFIBUS address* must be assigned to the DP master by a project before.
- **6.** Switch to the register *Local connection*.
- **7.** Set the COM port of the PCs and the transfer rate 38400baud for the MPI programming cable from VIPA.
- 8. Transfer your project via 'PLC → Load to module' via PRO-FIBUS to the CPU and save it with 'PLC → Copy RAM to ROM' on a memory card if one is plugged.



Transfer via PROFIBUS is available by DP master, if projected as master and assigned with a PROFIBUS address before.

4.9.2 Transfer via Ethernet

For transfer via Ethernet the CPU has the following interface:

X1: Ethernet PG/OP channel

Initialization So that you may access the Ethernet PG/OP channel you have to assign IP address parameters by means of the "initialization". So that you may access the Ethernet PG/OP channel you have to assign IP address parameters by means of the "initialization". Chapter 4.6 'Hardware configuration - Ethernet PG/OP channel' on page 51

Transfer

- **1.** For the transfer, connect, if not already done, the appropriate Ethernet port to your Ethernet.
- **2.** Open your project with the Siemens SIMATIC Manager.
- **3.** Set via 'Options \rightarrow Set PG/PC Interface' the access path to "TCP/IP \rightarrow Network card ".

- 4. Click to '*PLC* → *Download*' Download → the dialog "Select target module" is opened. Select your target module and enter the IP address parameters of the Ethernet PG/OP channel for connection. Provided that no new hardware configuration is transferred to the CPU, the entered Ethernet connection is permanently stored in the project as transfer channel.
- **5.** With *[OK]* the transfer is started.

System dependent you get a message that the projected system differs from target system. This message may be accepted by [OK].

 \rightarrow Your project is transferred and may be executed in the CPU after transfer.

4.9.3 Transfer via memory card

The memory serves as external transfer and storage medium. There may be stored several projects and sub-directories on a memory card. Please regard that your current project is stored in the root directory and has one of the following file names:

- S7PROG.WLD
- AUTOLOAD.WLD

With 'File \rightarrow Memory Card File \rightarrow New' in the Siemens SIMATIC Manager a new wld file may be created. After the creation copy the blocks from the project blocks folder and the System data into the wld file.

Transfer memory cardThe transfer of the application program from the memory card into the
CPU takes place depending on the file name after an overall reset or
PowerON.

- S7PROG.WLD is read from the memory card after overall reset.
- AUTOLOAD.WLD is read from the memory card after PowerON.

The blinking of the SD LED of the CPU marks the active transfer. Please regard that your user memory serves for enough space for your user program, otherwise your user program is not completely loaded and the SF LED gets on.

Transfer CPU \rightarrow When a memory card has been installed, the write command stores
the content of the RAM as S7PROG.WLD on the memory card.

The write command is controlled by means of the block area of the Siemens SIMATIC Manager '*PLC* \rightarrow *Copy RAM to ROM*'. The SD LED blinks during the write access. When the LED expires, the write process is finished.

If this project is to be loaded automatically from the memory card with PowerON, you have to rename this to on the memory card to *AUTO-LOAD.WLD*.

Accessing the web server

Checking the transfer operation After accessing the memory card you can find a diagnostics entry in the CPU. To monitor the diagnostics entries you choose in the Siemens SIMATIC manager '*PLC* → *Module information*'. Via the register "Diagnostic Buffer" you reach the diagnostic window. © Chapter 4.18 'VIPA specific diagnostic entries' on page 76

4.10 Accessing the web server

Access via the Ethernet PG/OP channel

← → → ② ② △ ◎ Addr: K77, 88 (29,235 IP PG/OP	There is a web server, which can be accessed via the IP address of the Ethernet PG/OP channel with an Internet browser. At the web page information about the CPU and its connected modules can be found. \Leftrightarrow Chapter 4.6 'Hardware configuration - Ethernet PG/OP channel' on page 51
	It is assumed that there is a connection between PC and CPU with Internet browser via the Ethernet PG/OP channel. This may be tested by Ping to the IP address of the Ethernet PG/OP channel.
Structure of the Web page	The web page is built dynamically and depends on the number of modules, which are connected to the CPU. The web page only shows information. The shown values cannot be changed
	 Please consider the System SLIO power and clamp modules do not have any module ID. These may not be recognized by the CPU and so are not listed and considered during slot allocation.

Web page with selected CPU

VIPA			
Device (VIPA 014-CEF0R00) Module 1 (VIPA 021-1BD00)	Info Data Pa	arameter IP	
Module 2 (VIPA 022-1BD00)	Device (VIPA 0	14-CEF0R00) information	1
	Name	Value	
	Ordering Info	014-CEF0R00	
	Serial	00108765	
	Version	01V08.001]
	HW Revision	01	
	Software	01	
	[Expert View]	

Info - Overview

Here order number, serial number and the version of firmware and hardware of the CPU are listed. [Expert View] takes you to the advanced "Expert View".

Info - Expert View

Runtime Info		
Operation Mode	RUN	CPU: Status information

Accessing the web server

Mode Switch	RUNP		
System Time	31.10.13 18:58:01	CPU: Date, time	
Cycle Time	cur = 1000 us, min	CPU: Cyclic time:	
	= 0 us, max = 2000 us, avg = 281 us	min= minimum	
	uo, urg _or uo	cur= current	
		max= maximum	
		avg= average	
ArmLoad	cur = 44%, max = 50%	Information for the support	
RS485 X2	PTP	Operating mode RS485	
RS485 X3	MPI		
Onboard Ethernet			
Device Name	Onboard PG/OP	Ethernet PG/OP channel:	
MAC	00:20:D5:01:7A:D1	Address	
IP	172.20.120.40		
Mask	255.255.255.0		
Gateway	172.20.120.40		
Memory Usage			
LoadMem	0/196608 bytes	CPU: Information to memory configuration	
WorkMemCode	0/32768 bytes	Load memory, work memory	
WorkMemData	0/32768 bytes	(code/data)	
VIPASetCard Info			
VSD		Information for the support	
VSC			
VSC-Trial-Time	71:59	Remaining time in hh:mm for deactivation of the expansion memory respectively bus func- tionality if memory card is removed. Then the CPU switches to STOP state.	
Memory Extension	0 bytes	Size of the additional memory, which was activated by means of a VSC.	
Profibus	PB NO	Type of the the PROFIBUS functionality, which was activated by means of a VSC.	
Flash System			
File System	V1.0.2	CPU: Information for the support	

Accessing the web server

PRODUCT	VIPA 014-CEF0R00 V1.0.1.4 Px000197.pkg	CPU: Name, firmware version, package
HARDWARE	V0.1.0.0 5816A-V10 MX000225.004	CPU: Information for the support
Bx000501	V1.1.6.0	
fx000018.wld	V1.0.1.0	
syslibex.wld	n/a	
Protect.wld	n/a	

Data

Currently nothing is displayed here.

Currently nothing is displayed here.

Parameter:

IP

Here the IP address data of your Ethernet PG/OP channel are shown

Web page with selected module

VIPA		
Device (VIPA 014-CEF0R00) • Module 1 (VIPA 021-1BD00) Module 2 (VIPA 022-1BD00)		rameter PA 021-1BD00) informa
•	Name	Value
	Ordering Info	021-1BD00
	Serial	00103265
	Version	01V30.001
	HW Revision	01

Info	Here product name, order number, serial number, firmware version and hardware state number of the according module are listed.
Data	At Data the states of the inputs respectively outputs are listed.
Parameter	If available the parameter data of the corresponding module may be shown.

4.11 Operating modes

4.11.1 Overview

The CPU can be in one of 4 operating modes:

- Operating mode STOP
- Operating mode START-UP
- Operating mode RUN
- Operating mode HALT

Certain conditions in the operating modes START-UP and RUN require a specific reaction from the system program. In this case the application interface is often provided by a call to an organization block that was included specifically for this event.

- **Operating mode STOP** The application program is not processed.
 - If there has been a processing before, the values of counters, timers, flags and the process image are retained during the transition to the STOP mode.
 - Outputs are inhibited, i.e. all digital outputs are disabled.
 - RUN-LED off
 - STOP-LED on
- **Operating mode START-UP** During the transition from STOP to RUN a call is issued to the start-up organization block OB 100. The processing time for this OB is not monitored. The START-UP OB may issue calls to other blocks.
 - All digital outputs are disabled during the START-UP, i.e. outputs are inhibited.
 - RUN-LED blinks as soon as the OB 100 is operated and for at least 3s, even if the start-up time is shorter or the CPU gets to STOP due to an error. This indicates the start-up.
 - STOP-LED off

When the CPU has completed the START-UP OB, it assumes the operating mode RUN.

- **Operating mode RUN** The application program in OB 1 is processed in a cycle. Under the control of alarms other program sections can be included in the cycle.
 - All timers and counters being started by the program are active and the process image is updated with every cycle.
 - The BASP-signal (outputs inhibited) is deactivated, i.e. all digital outputs are enabled.
 - RUN-LED on
 - STOP-LED off

Operating mode HOLD The CPU offers up to 3 breakpoints to be defined for program diagnosis. Setting and deletion of breakpoints happens in your programming environment. As soon as a breakpoint is reached, you may process your program step by step.

Operating modes > Overview

Precondition	 For the usage of breakpoints, the following preconditions have to be fulfilled: Testing in single step mode is possible with STL. If necessary switch the view via '<i>View</i> → <i>STL</i>' to STL. The block must be opened online and must not be protected.
Approach for working with breakpoints	 Activate 'View → Breakpoint Bar'. Set the cursor to the command line where you want to insert a breakpoint. Set the breakpoint with 'Debug → Set Breakpoint'. The according command line is marked with a circle. To activate the breakpoint click on 'Debug → Breakpoints Active'. The circle is changed to a filled circle. Bring your CPU into RUN. When the program reaches the breakpoint, your CPU switches to the state HOLD, the breakpoint is marked with an arrow and the register contents are monitored. Now you may execute the program code step by step via 'Debug → Execute Next Statement' or run the program until the next breakpoint via 'Debug → Resume'. Delete (all) breakpoints with the option 'Debug → Delete All Breakpoints'.
<i>Behaviour in operating state HOLD</i>	 The RUN-LED blinks and the STOP-LED is on. The execution of the code is stopped. No level is further executed. All times are frozen. The real-time clock runs is just running. The outputs were disabled (BASP is activated). Configured CP connections remain exist.

The usage of breakpoints is always possible. Switching to the operating mode test operation is not necessary.

With more than 2 breakpoints, a single step execution is not possible.

4.11.2 Function security

The CPUs include security mechanisms like a Watchdog (100ms) and a parameterizable cycle time surveillance (parameterizable min. 1ms) that stop res. execute a RESET at the CPU in case of an error and set it into a defined STOP state. The VIPA CPUs are developed function secure and have the following system properties:

Event	concerns	Effect	
$RUN\toSTOP$	general	BASP (B efehls- A usgabe- Sp erre, i.e. command output lock) is set.	
	central digital outputs	The outputs are disabled.	
	central analog outputs	The outputs are disabled.	
		 Voltage outputs issue 0V Current outputs 020mA issue 0mA Current outputs 420mA issue 4mA 	
		If configured also substitute values may be issued.	
	decentral outputs	Same behaviour as the central digital/analog outputs.	
	decentral inputs	The inputs are cyclically be read by the decen- tralized station and the recent values are put at disposal.	
STOP \rightarrow RUN res. PowerON	general	First the PII is deleted, then OB 100 is called. After the execution of the OB, the BASP is reset and the cycle starts with:	
		Delete PIO \rightarrow Read PII \rightarrow OB 1.	
	decentral inputs	The inputs are once be read by the decentral- ized station and the recent values are put at disposal.	
RUN	general	The program execution happens cyclically and can therefore be foreseen:	
		Read PII \rightarrow OB 1 \rightarrow Write PIO.	
DII – Drocess image inputs			

PII = Process image inputs

PIO = Process image outputs

4.12 Overall reset

Overview

During the overall reset the entire user memory is erased. Data located in the memory card is not affected. You have 2 options to initiate an overall reset:

- Overall reset by means of the operating mode switch
- Overall reset by means of the Siemens SIMATIC Manager



You should always establish an overall reset to your CPU before loading an application program into your CPU to ensure that all blocks have been cleared from the CPU.

Overall reset by means of the operating mode

Overall reset

switch


Precondition

- Your CPU must be in STOP state. For this switch the operating mode switch to "STOP".
 - \Rightarrow The STOP-LED is on.

Overall reset

- **1.** Hold the operating mode switch for ca. 3 seconds in MR position.
 - \Rightarrow The STOP-LED changes from blinking to permanently on.
- 2. Switch the operating mode switch in STOP position and switch it to MR and quickly back to STOP within a period of 3 seconds.
 - \Rightarrow The STOP-LED blinks (overall reset procedure).
- **3.** The overall reset has been completed when the STOP-LED is on permanently.
 - \Rightarrow The STOP-LED is on.

The following figure illustrates the above procedure:



Activating functionality by means of a VSC	If there is a VSC from VIPA plugged, after an overall reset the according functionality is automatically activated.

Automatic reloadIf there is a project S7PROG.WLD on the memory card, after an
overall reset the CPU attempts to reload this project from the memory
card. \rightarrow The SD LED is on. When the reload has been completed the
LED expires. The operating mode of the CPU will be STOP respec-
tively RUN, depending on the position of the operating mode switch.

Reset to factory setting The *Reset to factory setting* deletes completely the internal RAM of the CPU and resets this to delivery state. Please regard that the MPI address is also set back to default 2! S *Chapter 4.14 'Factory reset'* on page 70

4.13 Firmware update

-		
Ove	rvi	iow

There is the opportunity to execute a firmware update for the CPU and its components via memory card. For this an accordingly prepared memory card must be in the CPU during the start-up. So a firmware files can be recognized and assigned with start-up, a pkg file name is reserved for each update-able component and hardware release, which begins with "px" and differs in a number with 6 digits. The pkg file name of every update-able component can be found at a label on the module. The SLIO CPU has no label. Here the pkg file name can be shown via the web page. After PowerON and CPU STOP the CPU checks if there is a *.pkg file at the memory card. If this firmware version is different to the existing firmware version, this is indicated by blinking of the LEDs and the firmware may be installed by an update request.

Current firmware at www.vipa.com	The latest firmware versions can be found in the "service" area at www.vipa.com. For example the following files are necessary for the firmware update of the CPU and its components with hardware release 1:

CPU 014, Hardware release 1: Px000197.pkg



CAUTION!

When installing a new firmware you have to be extremely careful. Under certain circumstances you may destroy the CPU, for example if the voltage supply is interrupted during transfer or if the firmware file is defective. In this case, please call the VIPA Hotline!

Please regard that the version of the update firmware has to be different from the existing firmware otherwise no update is executed.

Display the firmware version via web page The CPU has an integrated web page that monitors information about the firmware version of the SPEED7 components. The Ethernet PG/ OP channel provides the access to this web page. To activate the PG/OP channel you have to enter according IP parameters. This happens in the Siemens SIMATIC Manager either by a hardware configuration, loaded by memory card respectively MPI or via Ethernet by means of the MAC address with '*PLC* → Assign Ethernet Address'. After that you may access the PG/OP channel with a web browser via the set IP address. \Leftrightarrow Chapter 4.6 'Hardware configuration - Ethernet PG/OP channel' on page 51

Load firmware and transfer it to memory card

Go to www.vipa.com

- Click at 'Service Support → Downloads → Firmware'.
- Via 'System SLIO → CPU' navigate to your CPU and download the zip file to your PC.
- Unzip the zip file and copy the file to the root directory of your memory card.



CAUTION!

With a firmware update an overall reset is automatically executed. If your program is only available in the load memory of the CPU it is deleted! Save your program before executing a firmware update! After a firmware update you should execute a "Reset to factory setting". & Chapter 4.14 'Factory reset' on page 70

Transfer firmware from memory card into CPU

- **1.** Switch the operating mode switch of your CPU in position STOP. Turn off the power supply. Plug the memory card with the firmware files into the CPU. Please take care of the correct plug-in direction of the memory card. Turn on the power supply.
- **2.** After a short boot-up time, the alternate blinking of the LEDs SF and FC shows that at least a more current firmware file was found at the memory card.
- **3.** You start the transfer of the firmware as soon as you tip the operating mode switch downwards to MR within 10s and then leave the switch in STOP position.
- **4.** During the update process, the LEDs SF and FC are alternately blinking and SD LED is on. This may last several minutes.
- **5.** The update is successful finished when the LEDs PW, ST, SF, FC and SD are on. If they are blinking fast, an error occurred.
- **6.** Turn power OFF and ON. Now it is checked by the CPU, whether further firmware updates are to be executed. If so, again the LEDs SF and FC flash after a short start-up period. Continue with 3. If the LEDs do not flash, the firmware update is finished.
- 7. Now a Reset to factory setting as described next should be executed. After that the CPU is ready for duty.
 [⊗] Chapter 4.14 'Factory reset' on page 70



4.14 Factory reset

Proceeding


With the following proceeding the internal RAM of the CPU is completely deleted and the CPU is reset to delivery state.

Please regard that the MPI address is also reset to default 2 and the IP address of the Ethernet PG/OP channel is reset to 0.0.0.0!

A factory reset may also be executed by the command FAC-TORY_RESET. & 'Commands' on page 75

- **1.** Switch the CPU to STOP.
- 2. Push the operating mode switch down to position MR for 30 seconds. Here the STOP-LED flashes. After a few seconds the STOP LED changes to static light. Now the STOP LED changes between static light and flashing. Start here to count the static light of the STOP LED.
- 3. After the 6. static light release the operating mode switch and tip it downwards to MR. Now the RUN LED lights up once. This means that the RAM was deleted completely.
- 4. For the confirmation of the resetting procedure the LEDs PW, ST, SF, FC and MC get on. If not, the factory reset has failed and only an overall reset was executed. In this case you can repeat the procedure. A factory reset can only be executed if the STOP LED has static light for exact 6 times.
- **5.** The end of factory reset is shown by static light of the LEDs PW, ST, SF, FC and SD. Switch the power supply off and on.

The following figure illustrates the procedure above:



After a firmware update of the CPU you always should execute a Factory reset.

4.15 Deployment storage media - VSD, VSC

Overview

At the front of the CPU there is a slot for storage media. Here the following storage media can be plugged:

- VSD VIPA SD-Card: External memory card for programs and firmware.
- VSC VIPASetCard: External memory card (VSD) for programs and firmware with the possibility to unlock optional functions like work memory and field bus interfaces. These functions can be purchased separately.

To activate the corresponding card is to be installed and a Overall reset is to be established. Schapter 4.12 'Overall reset' on page 67


Deployment storage media - VSD, VSC

A list of the currently available VSD respectively VSC can be found at www.vipa.com.

You can cause the CPU to load a project automatically respectively to execute a command file by means of pre-defined file names.

VSD VSDs are external storage media based on SD memory cards. VSDs are pre-formatted with the PC format FAT and can be accessed via a card reader. After PowerON respectively an overall reset the CPU checks, if there is a VSD with data valid for the CPU.

Push the VSD into the slot until it snaps in leaded by a spring mechanism. This ensures contacting. By sliding down the sliding mechanism, a just installed VSD card can be protected against drop out.



To remove, slide the sliding mechanism up again and push the storage media against the spring pressure until it is unlocked with a click.



CAUTION!

If the media was already unlocked by the spring mechanism, with shifting the sliding mechanism, a just installed memory card can jump out of the slot!

VSC

The VSC is a VSD with the possibility to enable optional functions. Here you have the opportunity to accordingly expand your work memory respectively enable field bus functions. Information about the enabled functions can be shown via the web page. *Schapter 4.10 Accessing the web server' on page 62*



CAUTION!

Please regard that the VSC must remain plugged when you've enabled optional functions at your CPU. Otherwise the CPU switches to STOP after 72 hours. The VSC cannot be exchanged with a VSC of the same optional functions. The activation code is fixed to the VSD by means of an unique serial number. Here the functionality as an external memory card is not affected.

Accessing the storage medium	To the following times an access takes place on a storage medium: After overall reset
	 The CPU checks if a VSC is inserted. If so, the corresponding optional functions are enabled. The CPU checks whether a project S7PROG.WLD exists. If so, it is automatically loaded.
	After PowerON
	The CPU checks whether a project AUTOLOAD.WLD exists. If so, an overall reset is executed and the project is automatically loaded.
	The CPU checks whether a command file with the name VIPA_CMD.MMC exists. If so the command file is loaded and the commands are executed.
	After PowerON and CPU STOP the CPU checks if there is a *.pkg file (firmware file). If so, this is shown by the CPU by blinking LEDs and the firmware may be installed by an update request. So on page 70
	Once in STOP state
	If a memory card is plugged, which contains a command file VIPA_CMD.MMC, the command file is loaded and the containing instructions are executed.
4.16 Extended kno	w-how protection
Overview	Posidos the "standard" Know how protection the SDEED7 CDUs from

Besides the "standard" Know-how protection the SPEED7-CPUs from Overview VIPA provide an "extended" know-how protection that serves a secure block protection for accesses of 3. persons. Standard protection The standard protection from Siemens transfers also protected blocks to the PG but their content is not displayed But with according manipulation the Know-how protection is not guaranteed. Extended protection The "extended" know-how protection developed by VIPA offers the opportunity to store blocks permanently in the CPU. With the "extended" protection you transfer the protected blocks to a memory card into a WLD-file named protect.wld. By plugging the memory card and then an overall the blocks in the protect wild are permanently stored in the CPU. You may protect OBs, FBs and FCs. When backreading the protected blocks into the PG, exclusively the block header are loaded The block code that is to be protected remains in the CPU and cannot be read PC CPU **Overall Reset** Tip Blocks 3Sec. SD RUN STO Memory protected blocks wld file MR card are located in the CPU protect.wld

Cmd - Auto commands

Protect blocks with pro- tect.wld	Create a new wld-file in your project engineering tool with 'File \rightarrow Memory Card file \rightarrow New' and rename it to "protect.wld". Transfer the according blocks into the file by dragging them with the mouse from the project to the file window of protect.wld.
Transfer protect.wld to CPU with overall reset	Transfer the file protect.wld to a memory card, plug the memory card into the CPU and execute an overall reset with the following approach:
	(1) (2) (3) (4)
	RN RN RN RN FF FC FC FC FC SD SD SD SD SD
	3 Sec. \downarrow \square
	The overall reset stores the blocks in protect.wld permanently in the CPU protected from accesses of 3. persons.
Protection behaviour	Protected blocks are overwritten by a new protect.wld. Using a PG 3. persons may access protected blocks but only the block header is transferred to the PG. The block code that is to be protected remains in the CPU and cannot be read
Change respectively delete protected blocks	Protected blocks in the RAM of the CPU may be substituted at any time by blocks with the same name. This change remains up to next overall reset. Protected blocks may permanently be overwritten only if these are deleted at the protect.wld before. A factory reset does not affect the protected blocks. By transferring an empty protect.wld from the memory card with an overall reset, you may delete all protected blocks in the CPU.
Usage of protected blocks	Due to the fact that reading of a "protected" block from the CPU moni- tors no symbol labels it is convenient to provide the "block covers" for the end user. For this, create a project of all protected blocks. Delete all networks in the blocks so that these only contain the variable defi- nitions in the according symbolism.
4.17 Cmd - Auto con	nmands
Overview	A <i>Command</i> file at a memory card is automatically executed under the following conditions:
	CPU is in STOP and memory card is pluggedAfter each PowerON
Command file	The <i>Command</i> file is a text file, which consists of a command sequence to be stored as vipa_cmd.mmc in the root directory of the memory card. The file has to be started by CMD_START as 1. command, followed by the desired commands (no other text) and must be finished by CMD_END as last command.

Text after the last command *CMD_END* e.g. comments is permissible, because this is ignored. As soon as the command file is recognized and executed each action is stored at the memory card in the log file logfile.txt. In addition for each executed command a diagnostics entry may be found in the diagnostics buffer.

Commands Please regard the command sequence is to be started with *CMD_START* and ended with *CMD_END*.

Command	Description	Diagnostics entry
CMD_START	In the first line CMD_START is to be located.	0xE801
	There is a diagnostics entry if CMD_START is missing.	0xE8FE
WAIT1SECOND	Waits about 1 second.	0xE803
LOAD_PROJECT	The function "Overall reset and reload from memory card" is executed. The wld file located after the command is loaded else "s7prog.wld" is loaded.	0xE805
SAVE_PROJECT	The recent project (blocks and hardware configuration) is stored as "s7prog.wld" at the memory card. If the file just exists it is renamed to "s7prog.old". If your CPU is password protected so you have to add this as parameter. Otherwise there is no project written. Example: SAVE_PROJECT password	0xE806
FACTORY_RESET	Executes "factory reset".	0xE807
DIAGBUF	The current diagnostics buffer of the CPU is stored as "dia- gbuff.txt" at the memory card.	0xE80B
SET_NETWORK	IP parameters for Ethernet PG/ OP channel may be set by means of this command. The IP parameters are to be given in the order IP address, subnet mask and gateway in the format x.x.x.x each separated by a comma. Enter the IP address if there is no gateway used.	0xE80E
CMD_END	In the last line CMD_END is to be located.	0xE802

Examples:

The structure of a command file is shown in the following. The corresponding diagnostics entry is put in parenthesizes.

Deployment CPU 014

VIPA specific diagnostic entries

CMD_START	Marks the start of the command sequence (0xE801)
LOAD_PROJECT proj.wld	Execute an overall reset and load "proj.wld" (0xE805)
WAIT1SECOND	Wait ca. 1s (0xE803)
DIAGBUF	Store diagnostics buffer of the CPU as "diagbuff.txt" (0xE80B)
CMD_END	Marks the end of the command sequence (0xE802)
arbitrary text	Text after the command CMD_END is not evaluated.

Example 2

CMD_START	Marks the start of the command sequence (0xE801)
LOAD_PROJECT proj2.wld	Execute an overall reset and load "proj2.wld" (0xE805)
WAIT1SECOND	Wait ca. 1s (0xE803)
WAIT1SECOND	Wait ca. 1s (0xE803)
SET_NETWORK 172.16.129.210,255.255.224.0,	IP parameter(0xE80E)
172.16.129.210	
WAIT1SECOND	Wait ca. 1s (0xE803)
WAIT1SECOND	Wait ca. 1s (0xE803)
DIAGBUF	Store diagnostics buffer of the CPU as "diagbuff.txt" (0xE80B)
CMD_END	Marks the end of the command sequence (0xE802)
arbitrary text	Text after the command CMD_END is not evaluated.



The parameters IP address, subnet mask and gateway may be received from the system administrator. Enter the IP address if there is no gateway used.

4.18 VIPA specific diagnostic entries

Entries in the diagnostic buffer You may read the diagnostic buffer of the CPU via the Siemens SIMATIC Manager. Besides of the standard entries in the diagnostic buffer, the VIPA CPUs support some additional specific entries in form of event-IDs.

The current content of the diagnostics buffer is stored at the memory card by means of the CMD DIAGBUF.



Every register of the module information is supported by the VIPA CPUs. More information may be found at the online help of the Siemens SIMATIC Manager.

Monitoring the diagnostic entries

To monitor the diagnostic entries you choose the option '*PLC* \rightarrow *Module Information*' in the Siemens SIMATIC Manager. Via the register "Diagnostic Buffer" you reach the diagnostic window:

	Nr. Time of day Date Event	
B 9 10 13:18:11:370 19.12.2011 Event-ID: 16# E0CC 11	Nr. Time of day Date Event	
9 10 13:18:11:370 19.12.2011 Event-ID: 16# E0CC 11		
10 13:18:11:370 19.12.2011 Event-ID: 16# E0CC		
11		
VII /	12	
	13	V II 7
	ls:	

The diagnosis is independent from the operating mode of the CPU. You may store a max. of 100 diagnostic entries in the CPU. The following page shows an overview of the VIPA specific Event-IDs.

Overview of the Event-IDs

Event-ID	Description
0x115C	Vendor-specific interrupt (OB 57) at EtherCAT OB: OB number (57) ZInfo1: Logical address of the slave, which has released the interrupt ZInfo2: Interrupt type ZInfo3: reserved
0xE003	Error on accessing the periphery ZInfo1: Periphery address ZInfo2: Slot
0xE004	Multiple parametrization of a periphery address ZInfo1: Periphery address ZInfo2: Slot
0xE005	Internal error - Please contact the VIPA Hotline!
0xE006	Internal error - Please contact the VIPA Hotline!
0xE007	Configured in-/output bytes do not fit into periphery area
0xE008	Internal error - Please contact the VIPA Hotline!
0xE009	Error on accessing the standard backplane bus

Event-ID	Description
0xE010	There is a undefined module at the backplane bus ZInfo2: Slot
	ZInfo3: Type ID
0xE011	Master project engineering at slave CPU not possible or wrong slave configura- tion
0xE012	Error at parametrization
0xE013	Error at shift register access to standard bus digital modules
0xE014	Error at Check_Sys
0xE015	Error at access to the master
	ZInfo2: Slot of the master (32=page frame master)
0xE016	Maximum block size at master transfer exceeded
	ZInfo1: Periphery address
	ZInfo2: Slot
0xE017	Error at access to integrated slave
0xE018	Error at mapping of the master periphery
0xE019	Error at standard back plane bus system recognition
0xE01A	Error at recognition of the operating mode (8 / 9 bit)
0xE01B	Error - maximum number of plug-in modules exceeded
0xE020	Error - interrupt information is not defined
0xE030	Error of the standard bus
0xE033	Internal error - Please contact the VIPA Hotline!
0xE0B0	SPEED7 is not stoppable
	(probably undefined BCD value at timer)
0xE0C0	Not enough space in work memory for storing code block (block size exceeded)
0xE0CB	Error at SSL access
	ZInfo1: 4=SSL wrong, 5=SubSSL wrong, 6=Index wrong
	ZInfo2: SSL-ID
	ZInfo3: Index

Event-ID	Description
0xE0CC	Communication error MPI / Serial
	ZInfo1: Code
	1: Wrong priority
	2: Buffer overflow
	3: Frame format error
	4: Wrong SSL request (SSL-ID not valid)
	5: Wrong SSL request (SSL-SubID not valid)
	6: Wrong SSL request (SSL-Index not valid)
	7: Wrong value
	8: Wrong RetVal 9: Wrong SAP
	10: Wrong connection type
	11: Wrong sequence number
	12: Faulty block number in the telegram
	13: Faulty block type in the telegram
	14: Inactive function
	15: Wrong size in the telegram
	20: Error writing to memory card
	90: Faulty buffer size
	98: unknown error
	99: internal error
0xE0CD	Error at DP-V1 job management
0xE0CE	Error: Timeout at sending of the i-slave diagnostics
0xE0CF	Timeout at loading of a new HW configuration (timeout: 39 seconds)
0xE100	Memory card access error
0xE101	Memory card error file system
0xE102	Memory card error FAT
0xE104	Memory card error at saving
0xE200	Memory card writing finished (Copy Ram2Rom)
0xE210	Memory card reading finished (reload after overall reset)
0xE21E	Memory card reading: Error at reload (after overall reset), file "Protect.wld" too big
0xE21F	Memory card reading: Error at reload (after overall reset), file read error, out of memory
0xE300	Internal flash writing finished (Copy Ram2Rom)
0xE310	Internal flash writing finished (reload after battery failure)
0xE311	Internal flash fx0000yy.wld file too big, load failure

Deployment CPU 014

Event-ID	Description
0xE400	Memory card with the option memory expansion was plugged
0xE401	Memory card with the option memory expansion was removed
0xE402	The PROFIBUS DP master functionality is disabled The interface acts further as MPI interface
0xE403	The PROFIBUS DP slave functionality is disabled The interface acts further as MPI interface
0xE500	Memory management: Deleted block without corresponding entry in BstList ZInfo2: BlockType ZInfo3: BlockNo
0xE604	Multiple parametrization of a periphery address for Ethernet PG/OP channel ZInfo1: Periphery address ZInfo3: 0: Periphery address is input, 1: Periphery address is output
0xE701	Internal error - Please contact the VIPA Hotline!
0xE703	Internal error - Please contact the VIPA Hotline!
0xE720	Internal error - Please contact the VIPA Hotline!
0xE721	Internal error - Please contact the VIPA Hotline!
0xE801	CMD - Auto command: CMD_START recognized and successfully executed
0xE802	CMD - Auto command: CMD_End recognized and successfully executed
0xE803	CMD - Auto command: WAIT1SECOND recognized and successfully executed
0xE804	CMD - Auto command: WEBPAGE recognized and successfully executed
0xE805	CMD - Auto command: LOAD_PROJECT recognized and successfully executed
0xE806	CMD - Auto command: SAVE_PROJECT recognized and successfully executed
0xE807	CMD - Auto command: FACTORY_RESET recognized and successfully exe- cuted
0xE80B	CMD - Auto command: DIAGBUF recognized and successfully executed
0xE80E	CMD - Auto command: SET_NETWORK recognized and successfully executed
0xE8FB	CMD - Auto command: Error: Initialization of the Ethernet PG/OP channel by means of SET_NETWORK is faulty
0xE8FC	CMD - Auto command: Error: Some IP parameters missing in SET_NETWORK
0xE8FE	CMD - Auto command: Error: CMD_START missing
0xE8FF	CMD - Auto command: Error: Error while reading CMD file (memory card error)
0xE901	Check sum error

Event-ID	Description
0xEA00	Internal error - Please contact the VIPA Hotline!
0xEA01	Internal error - Please contact the VIPA Hotline!
0xEA02	SBUS: Internal error (internal plugged sub module not recognized) ZInfo1: internal slot
0xEA03	SBUS: Communication error CPU - PROFINET I/O controller: ZInfo1: Slot ZInfo2: Status (0: OK, 1: ERROR, 2: BUSSY, 3: TIMEOUT, 4: LOCKED, 5: UNKNOWN)
0xEA04	SBUS: Multiple parametrization of a periphery address ZInfo1: Periphery address ZInfo2: Slot ZInfo3: Data width
0xEA05	Internal error - Please contact the VIPA Hotline!
0xEA07	Internal error - Please contact the VIPA Hotline!
0xEA08	SBUS: Parametrized input data width unequal to plugged input data width ZInfo1: Parametrized input data width ZInfo2: Slot ZInfo3: Input data width of the plugged module
0xEA09	SBUS: Parametrized output data width unequal to plugged output data width ZInfo1: Parametrized output data width ZInfo2: Slot ZInfo3: Output data width of the plugged module
0xEA10	SBUS: Input periphery address outside the periphery area ZInfo1: Periphery address ZInfo2: Slot ZInfo3: Data width
0xEA11	SBUS: Output periphery address outside the periphery area ZInfo1: Periphery address ZInfo2: Slot ZInfo3: Data width
0xEA12	SBUS: Error at writing record set ZInfo1: Slot ZInfo2: Record set number ZInfo3: Record set length
0xEA14	SBUS: Multiple parametrization of a periphery address (diagnostics address) ZInfo1: Periphery address ZInfo2: Slot ZInfo3: Data width
0xEA15	Internal error - Please contact the VIPA Hotline!

Event-ID	Description
0xEA18	SBUS: Error at mapping of the master periphery ZInfo2: Slot of the master
0xEA19	Internal error - Please contact the VIPA Hotline!
0xEA20	Error - RS485 interface is not pre-set to PROFIBUS DP master bus a PROFIBUS DP master is configured.
0xEA21	Error - Configuration RS485 interface X2/X3: PROFIBUS DP master is configured but missing ZInfo2: Interface x
0xEA22	Error - RS485 interface X2 - Value exceeds the limits ZInfo: Configured value of X2
0xEA23	Error - RS485 interface X3 - Value exceeds the limits ZInfo: Configured value of X3
0xEA24	Error - Configuration RS485 interface X2/X3: Interface/protocol missing, default settings are used ZInfo2: Configured value for X2 ZInfo3: Configured value for X3
0xEA30	Internal error - Please contact the VIPA Hotline!
0xEA40	Internal error - Please contact the VIPA Hotline!
0xEA41	Internal error - Please contact the VIPA Hotline!
0xEA50	Error - PROFINET configuration ZInfo1: User slot of the PROFINET I/O controller ZInfo2: IO-Device-No. ZInfo3: IO-Device slot
0xEA51	Error - there is no PROFINET IO controller at the configured slot ZInfo1: User slot of the PROFINET I/O controller ZInfo2: Recognized ID at the configured slot
0xEA53	Error - PROFINET configuration - There are too many PROFINET IO devices configured ZInfo1: Number of configured devices ZInfo2: Slot ZInfo3: Maximum possible number of devices
0xEA54	Error - PROFINET IO controller reports multiple parametrization of a periphery address ZInfo1: Periphery address ZInfo2: User slot of the PROFINET I/O controller ZInfo3: Data width

0xEA61 0xEA63	Internal error - Please contact the VIPA Hotline!
0xEA64	PROFINET/EtherCAT CP
	Configuration error: Zinfo1:
	Bit 0: too many devices
	Bit 1: too many devices per ms
	Bit 2: too many input bytes per ms
	Bit 3: too many output bytes per ms
	Bit 4: too many input bytes per device
	Bit 5: too many output bytes per device
	Bit 6: too many productive connections
	Bit 7: too many input bytes in the process image
	Bit 8: too many output bytes in the process image
	Bit 9: Configuration not available
	Bit 10: Configuration not valid
	Bit 11: Cycle time too small
	Bit 12: Cycle time too big
	Bit 13: Not valid device number
	Bit 14: CPU is configured as I device
	Bit 15: Obtain an IP address in a different way is not supported for the IP address of the controller
0xEA65	Internal error - Please contact the VIPA Hotline!
0xEA66	PROFINET IO controller
	Error in communication stack
	PK: Rackslot
	OBNr: StackError.Service
	Datld: StackError.DeviceRef
	ZInfo1: StackError.Error.Code
	ZInfo2: StackError.Error.Detail
	ZInfo3: StackError.Error.AdditionalDetail
	<< 8 + StackError.Error.AreaCode
	Bit 4: too many input bytes per device Bit 5: too many output bytes per device Bit 6: too many productive connections Bit 7: too many input bytes in the process image Bit 8: too many output bytes in the process image Bit 9: Configuration not available Bit 10: Configuration not valid Bit 11: Cycle time too small Bit 12: Cycle time too small Bit 12: Cycle time too big Bit 13: Not valid device number Bit 14: CPU is configured as I device Bit 15: Obtain an IP address in a different way is not supported for the IP address of the controller Internal error - Please contact the VIPA Hotline! PROFINET IO controller Error in communication stack PK: Rackslot OBNr: StackError.Service Datld: StackError.DeviceRef ZInfo1: StackError.Error.Detail ZInfo3: StackError.Error.AdditionalDetail

Event-ID	Description
0xEA67	Error - PROFINET IO controller - reading record set PK: Error type 0: DATA_RECORD_ERROR_LOCAL 1: DATA_RECORD_ERROR_STACK 2: DATA_RECORD_ERROR_REMOTE OBNr: PROFINET IO controller slot Datld: Device-No. ZInfo1: Record set number ZInfo2: Record set handle ZInfo3: Internal error code for service purposes
0xEA68	Error - PROFINET IO controller - writing record set PK: Error type 0: DATA_RECORD_ERROR_LOCAL 1: DATA_RECORD_ERROR_STACK 2: DATA_RECORD_ERROR_REMOTE OBNo: PROFINET IO controller slot Datld: Device-No. ZInfo1: Record set number ZInfo2: Record set handle ZInfo3: Internal error code for service purposes
0xEA69	Internal error - Please contact the VIPA Hotline!
0xEA6A	PROFINET IO controller Service error in communication stack PK: Rackslot OBNo: ServiceIdentifier Datld: 0 ZInfo1: ServiceError.Code ZInfo2: ServiceError.Detail ZInfo3: StackError.Error.AdditionalDetail
0xEA6B	PROFINET IO controller Vendor ID mismatch PK: Rackslot OBNo: PLC Mode Datld: 0 ZInfo1: Device ID ZInfo2: -

Event-ID	Description
	PROFINET IO controller Device ID mismatch PK: Rackslot OBNo: PLC Mode Datld: 0 ZInfo1: Device ID ZInfo2: -
	PROFINET IO controller No empty name PK: Rackslot OBNo: PLC Mode Datld: 0 ZInfo1: Device ID ZInfo2: -
	PROFINET IO controller RPC response missing PK: Rackslot OBNo: PLC Mode Datld: 0 ZInfo1: Device ID ZInfo2: -
	PROFINET IO controller PN module mismatch PK: Rackslot OBNo: PLC-Mode Datld: 0 ZInfo1: Device ID ZInfo2: - ZInfo3: -
	Storage error SBUS service channel
	ZInfo3 = Slot
	ZInfo3 = Slot Timeout at waiting for reboot of a SBUS module (server)

Event-ID	Description
0xEAA0	Emac Error occurred
	OBNo: current PLC mode
	ZInfo1: Diagnostics address of the master / controller
	ZInfo2:
	0: None Rx queue is full
	1: No send buffer available
	2: Send stream was cut off; sending failed
	3: Exhausted retries
	4: No receive buffer available in Emac DMA
	5: Emac DMA transfer aborted
	6: Queue overflow
	7: Unexpected frame receiced
	ZInfo3: Number of errors, which occurred
0xEAB0	Link mode not valid
	OBNo: current PLC mode
	ZInfo1: Diagnostics address master / controller
	Zinfo2: Current LinkMode 0x01: 10Mbit full-duplex
	0x02: 100Mbit half-duplex
	0x03: 100Mbit full-duplex
	0x05: 10Mbit half-duplex
	0xFF: Link mode not defined
0xEB03	SLIO error on IO mapping
0xEB10	SLIO error: Bus error
UNED TO	ZInfo1: Type of error
	0x82: ErrorAlarm
0xEB20	SLIO error: Interrupt information undefined
0xEB21	SLIO error on accessing the configuration data

Event-ID	Description
0xEC03	EtherCAT configuration error ZInfo1: Errorcode 1: NUMBER_OF_SLAVES_NOT_SUPPORTED 2: SYSTEM_IO_NR_INVALID 3: INDEX_FROM_SLOT_ERROR 4: MASTER_CONFIG_INVALID 5: MASTER_TYPE_ERROR 6: SLAVE_DIAG_ADDR_INVALID 7: SLAVE_ADDR_INVALID 8: SLAVE_MODULE_IO_CONFIG_INVALID 9: LOG_ADDR_ALREADY_IN_USE 10: NULL_PTR_CHECK_ERROR 11: IO_MAPPING_ERROR 12: ERROR
0xEC04	EtherCAT Multiple configuration of a periphery address ZInfo1: Periphery address ZInfo2: Slot
0xEC10	EtherCAT restoration bus with its slaves OB start Info (Local data) StartEvent and Eventclass: 0xEC10 DatID: 0xXXYY: XX=0x54 with input address in ZInfo1, XX=0x55 with output address. YY=0x00 Station not available, YY=0x01 Station available (process data) ZInfo1: 0xXXYY (XX=OldState, YY=NewState) ZInfo2: Diagnostics address of the master ZInfo3: Number of stations, which are not in the same state as the master (> 0)
0xEC11	EtherCAT restoration bus with missing slaves OB start Info (Local data) StartEvent and Eventclass: 0xEC11 DatID: 0xXXYY: XX=0x54 with input address in ZInfo1, XX=0x55 with output address. YY=0x00 Station not available, YY=0x01 Station available (process data) ZInfo1: 0xXXYY (XX=OldState, YY=NewState) ZInfo2: Diagnostics address of the master ZInfo3: Number of stations, which are not in the same state as the master (> 0)

Event-ID	Description
0xEC12	EtherCAT restoration slave OB start Info (Local data) StartEvent and Eventclass: 0xEC12 DatID: 0xXXYY: XX=0x54 with input address in ZInfo1, XX=0x55 with output address. YY=0x00 Station not available, YY=0x01 Station available (process data) ZInfo1: 0xXXYY (XX=OldState, YY=NewState) ZInfo2: Diagnostics of the Station ZInfo3: AlStatusCode
0xEC30	EtherCAT topology OK OB start Info (Local data) StartEvent and Eventclass: 0xEC30 ZInfo2: Diagnostics address of the master
0xEC50	EtherCAT DC not in Sync ZInfo1: Diagnostics address of the master
0xED10	EtherCAT bus failure OB start Info (Local data) StartEvent and Eventclass: 0xED10 DatID: 0xXXYY: XX=0x54 with input address in ZInfo1, XX=0x55 with output address. YY=0x00 Station not available, YY=0x01 Station available (process data) ZInfo1: 0xXXYY (XX=OldState, YY=NewState) ZInfo2: Diagnostics address of the master ZInfo3: Number of stations, which are not in the same state as the master
0xED12	EtherCAT failure slave OB start Info (Local data) StartEvent and Eventclass: 0xED12 DatID: 0xXXYY: XX=0x54 with input address in ZInfo1, XX=0x55 with output address. YY=0x00 Station not available, YY=0x01 Station available (process data) ZInfo1: 0xXXYY (XX=OldState, YY=NewState) ZInfo2: Diagnostics of the Station ZInfo3: AIStatusCode

Event-ID	Description
0xED20	EtherCAT bus state change without calling OB86
	OB start Info (Local data) StartEvent and Eventclass: 0xED20
	DatID:
	0xXXYY:
	XX=0x54 with input address in ZInfo1,
	XX=0x55 with output address.
	YY=0x00 Station not available,
	YY=0x01 Station available (process data)
	ZInfo1: 0xXXYY (XX=OldState, YY=NewState)
	ZInfo2: Diagnostics address of the master
	ZInfo3: Number of stations, which are not in the same state as the master
0xED22	EtherCAT bus state change without calling OB86
	OB start Info (Local data) StartEvent and Eventclass: 0xED22
	DatID:
	0xXXYY:
	XX=0x54 with input address in ZInfo1,
	XX=0x55 with output address.
	YY=0x00 Station not available,
	YY=0x01 Station available (process data)
	ZInfo1: 0xXXYY (XX=OldState, YY=NewState)
	ZInfo2: Diagnostics of the Station
	ZInfo3: AlStatusCode
0xED30	EtherCAT Topology Mismatch
	OB start Info (Local data) StartEvent and Eventclass: 0xED30
	ZInfo2: Diagnostics address of the master
0xED31	EtherCAT Interrupt Queue Overflow
	OB start Info (Local data) StartEvent and Eventclass: 0xED31
	ZInfo2: Diagnostics address of the master
0xED40 0xED4F	Internal error - Please contact the VIPA Hotline!
0xED50	EtherCAT DC not in Sync
	ZInfo1: Diagnostics address of the master

Event-ID	Description
0xED60	EtherCAT: Diagnostics buffer CP: Slave state change PK: 0 OB: PLC-Mode DatID 1/2: 0 ZInfo1: 0x00YY: YY: new EtherCAT state of the slave ZInfo 2: EtherCAT station address ZInfo3: AIStatusCode (EtherCAT specific error code)
0xED61	EtherCAT: Diagnostics buffer CP: CoE emergency PK: EtherCAT station address (low byte) OB: EtherCAT station address (high byte) DatID 1/2: Error code ZInfo1: 0xYYZZ: YY: Error register ZZ: MEF byte 1 ZInfo 2: 0xYYZZ: YY: MEF byte 2 ZZ: MEF byte 3 ZInfo3: 0xYYZZ: YY: MEF byte 4 ZZ: MEF byte 5
0xED62	EtherCAT: Diagnostics buffer CP: Error on SDO access during state change PK: EtherCAT station address (low byte) OB: EtherCAT station address (high byte) DatID 1/2: Subindex ZInfo1: Index ZInfo2: SDO error code (high word) ZInfo3: SDO error code (low word)
0xED70	EtherCAT: Diagnostics buffer CP: Twice HotConnect group found PK: 0 OB: PLC-Mode DatID 1/2: 0 ZInfo1: Diagnostics address of the master ZInfo 2: EtherCAT station address ZInfo3: 0

Overview

Control and monitoring of variables with test functions

Event-ID	Description
0xEE00	Additional information at UNDEF_OPCODE
0xEE01	Internal error - Please contact the VIPA Hotline!
0xEEEE	CPU was completely overall reset, since after PowerON the start-up could not be finished.
0xEF11 0xEF13	Internal error - Please contact the VIPA Hotline!
0xEFFF	Internal error - Please contact the VIPA Hotline!
PK: C-Source	module number DatID: Line number

4.19 Control and monitoring of variables with test functions

For troubleshooting purposes and to display the status of certain vari-
ables you can access certain test functions via the menu item Debug
of the Siemens SIMATIC Manager.

The status of the operands and the RLO can be displayed by means of the test function *'Debug* \rightarrow *Monitor'*.

You can modify and/or display the status of variables by means of the test function '*PLC* \rightarrow *Monitor/Modify Variables*'.

'Debug → Monitor' This test function displays the current status and the RLO of the different operands while the program is being executed.

It is also possible to enter corrections to the program.

\bigcirc

When using the test function "Monitor" the PLC must be in RUN mode!

The processing of the states may be interrupted by means of jump commands or by timer and process-related alarms. At the breakpoint the CPU stops collecting data for the status display and instead of the required data it only provides the PG with data containing the value 0.

For this reason, jumps or time and process alarms can result in the value displayed during program execution remaining at 0 for the items below:

- the result of the logical operation RLO
- Status / AKKU 1
- AKKU 2
- Condition byte
- absolute memory address SAZ. In this case SAZ is followed by a "?".

The interruption of the processing of statuses does not change the execution of the program. It only shows that the data displayed is no longer.

Control and monitoring of variables with test functions

'PLC → Monitor/Modify Variables' This test function returns the condition of a selected operand (inputs, outputs, flags, data word, counters or timers) at the end of programexecution. This information is obtained from the process image of the selected operands. During the "processing check" or in operating mode STOP the periphery is read directly from the inputs. Otherwise only the process image of the selected operands is displayed.

Control of outputs

It is possible to check the wiring and proper operation of output modules. You can set outputs to any desired status with or without a control program. The process image is not modified but outputs are no longer inhibited.

Control of variables

The following variables may be modified: I, Q, M, T, C and D.

The process image of binary and digital operands is modified independently of the operating mode of the CPU. When the operating mode is RUN the program is executed with the modified process variable. When the program continues they may, however, be modified again without notification. Process variables are controlled asynchronously to the execution sequence of the program.

5 Deployment PtP communication

5.1 Fast introduction

•••••••••••••••••	
General	The CPU has a RS485 interface, which is per default set to PtP com- munication (point to point). This allows to connect via serial process connection to different source or target systems.
Protocols	The protocols respectively procedures ASCII, STX/ETX, 3964R, USS and Modbus are supported.
Parameterization	The parameterization of the serial interface happens during runtime using the FC/SFC 216 (SER_CFG). For this you have to store the parameters in a DB for all protocols except ASCII.
Communication	The FCs/SFCs are controlling the communication. Send takes place via FC/SFC 217 (SER_SND) and receive via FC/SFC 218 (SER_RCV). The repeated call of the FC/SFC 217 SER_SND delivers a return value for 3964R, USS and Modbus via RetVal that contains, among other things, recent information about the acknowledgement of the partner station. The protocols USS and Modbus allow to evaluate the receipt telegram by calling the FC/SFC 218 SER_RCV after SER_SND. The FCs/SFCs are included in the consignment of the CPU.



Use FCs instead SFCs

Please regard that the special VIPA SFCs are not shown in the SLIO CPU. Please use for programming tools e.g. Siemens SIMATIC Manager and TIA Portal the according FCs of the VIPA library.

Overview FCs/SFCs for serial communication


The following FCs/SFCs are used for the serial communication:

FC/	SFC	Description
FC/SFC 216	SER_CFG	RS485 parameterize
FC/SFC 217	SER_SND	RS485 send
FC/SFC 218	SER_RCV	RS485 receive

Deployment of RS485 interface for PtP

5.2 Principle of the data transfer

5.2 Principle of the data transfer							
Overview		sfer is handled during runtime by ata transfer is the same for all pr he following.					
	CPU, is st	ch are written into the according ored in a FIFO send buffer (first byte and then put out via the into	in first out) with a size				
	 When the interface receives data, this is stored in a FIFO re buffer with a size of 2x1024byte and can there be read by th CPU. If the data is transforred via a protocol, the embedding of the 						
	 If the data is transferred via a protocol, the embedding of the data to the according protocol happens automatically. In opposite to ASCII and STX/ETX, the protocols 3964R, USS and Modbus require the acknowledgement of the partner. An additional call of the FC/SFC 217 SER_SND causes a return value in RetVal that includes among others recent information about the acknowledgement of the partner. 						
	Further or edgement	 Further on for USS and Modbus after a SER_SND the acknowl- edgement telegram must be evaluated by a call of the FC/SFC 218 SER_RCV. 					
RS485 PtP commur	nication						
Program	Protocol	FIFO Buffer	Interface				



5.3 Deployment of RS485 interface for PtP

Properties RS485


- Logical states represented by voltage differences between the two cores of a twisted pair cable
- Serial bus connection in two-wire technology using half duplex mode
- Data communications up to a max. distance of 500m
- Data communication rate up to 115.2kbaud

RS485

9pin SubD jack


Deployment PtP communication

Parameterization > FC/SFC 216 - SER_CFG



(

Pin	RS485
1	n.c.
2	M24V
3	RxD/TxD-P (Line B)
4	RTS
5	M5V
6	P5V
7	P24V
8	RxD/TxD-N (Line A)
9	n.c.



5.4 Parameterization

5.4.1 FC/SFC 216 - SER_CFG

Description

The parameterization happens during runtime deploying the FC/SFC 216 (SER_CFG). You have to store the parameters for STX/ETX, 3964R, USS and Modbus in a DB.

Parameterization > FC/SFC 216 - SER CFG

Parameter	Declaration	Data type	Description
PROTOCOL	IN	BYTE	1=ASCII, 2=STX/ETX, 3=3964R
PARAMETER	IN	ANY	Pointer to protocol-parameters
BAUDRATE	IN	BYTE	Number of baudrate
CHARLEN	IN	BYTE	0=5bit, 1=6bit, 2=7bit, 3=8bit
PARITY	IN	BYTE	0=Non, 1=Odd, 2=Even
STOPBITS	IN	BYTE	1=1bit, 2=1.5bit, 3=2bit
FLOWCONTROL	IN	BYTE	1 (fix)
RETVAL	OUT	WORD	Return value (0 = OK)

Parameters

All time settings for timeouts must be set as hexadecimal value. Find the Hex value by multiply the wanted time in seconds with the baudrate.

Example:

Wanted time 8ms at a baudrate of 19200baud Calculation: 19200bit/s x 0.008s \approx 154bit \rightarrow (9Ah) Hex value is 9Ah.

PROTOCOL Here you fix the protocol to be used.

You may choose between:

- 1: ASCII
- 2: STX/ETX
- 3: 3964R
- 4: USS Master
- 5: Modbus RTU Master
- 6: Modbus ASCII Master

PARAMETER (as DB) At ASCII protocol, this parameter is ignored. At STX/ETX, 3964R, USS and Modbus you fix here a DB that con-

tains the communication parameters and has the following structure for the according protocols:

Data blo	ock at STX/ETX		
DBB0:	STX1	BYTE	(1. Start-ID in hexadecimal)
DBB1:	STX2	BYTE	(2. Start-ID in hexadecimal)
DBB2:	ETX1	BYTE	(1. End-ID in hexadecimal)
DBB3:	ETX2	BYTE	(2. End-ID in hexadecimal)
DBW4:	TIMEOUT	WORD	(max. delay time between 2 telegrams)

Parameterization > FC/SFC 216 - SER_CFG

The start res. end sign should always be a value <20, otherwise the sign is ignored!

With not used IDs please always enter FFh!

DBB0:	Prio	BYTE	(The priority of both partners must be different)
DBB1:	ConnAttmptNr	BYTE	(Number of connection trials)
DBB2:	SendAttmptNr	BYTE	(Number of telegram retries)
DBB4:	CharTimeout	WORD	(Char. delay time)
DBW6:	ConfTimeout	WORD	(Acknowledgement delay time)

Data blo	ock at USS		
DBW0:	Timeout	WORD	(Delay time)

Data blo	ock at Modbus m	aster	
DBW0:	Timeout	WORD	(Respond delay time)

BAUDRATE

Velocity of data transfer in bit/s (baud)								
04h:	04h: 1200baud 05h: 1800baud 06h: 2400baud 07h: 4800baud							
08h:	7200baud	09h:	9600baud	0Ah:	14400baud	0Bh:	19200baud	
0Ch:	38400baud	0Dh:	57600baud	0Eh:	115200baud			

CHARLEN	Number of data bits where a character is mapped to.				
	0: 5bit	1: 6bit	2: 7bit	3: 8bit	
PARITY	The parity is -depending on the value- even or odd. For parity control, the information bits are extended with the parity bit, that amends via its value ("0" or "1") the value of all bits to a defined status. If no parity is set, the parity bit is set to "1", but not evaluated.				
	0: NONE	1: ODD		2: EVEN	
STOPBITS	The stop bits are mark the end of a	set at the end of e character.	each transfer	red character and	

Deployment PtP communication

Communication > Overview

1: 1bit 2: 1.5bit 3: 2bit	
---------------------------	--

- **FLOWCONTROL** The parameter *FLOWCONTROL* is ignored. When sending RTS=1, when receiving RTS=0.
- RETVAL FC/SFC 216 (Return values)
- Return values send by the block:

Error code	Description	
0000h	no error	
809Ah	Interface not found e. g. interface is used by PROFIBUS In the VIPA SLIO CPU and FeatureSet PTP_NO only the ASCII protocol is configurable. If another protocol is selected the FC/SFC216 also leave with this error code.	
8x24h	Error at FC/SFC-Parameter x, with x: 1: Error at <i>PROTOCOL</i> 2: Error at <i>PARAMETER</i> 3: Error at <i>BAUDRATE</i> 4: Error at <i>CHARLENGTH</i> 5: Error at <i>PARITY</i> 6: Error at <i>STOPBITS</i> 7: Error at <i>FLOWCONTROL</i>	
809xh	 Error in FC/SFC parameter value x, where x: 1: Error at <i>PROTOCOL</i> 3: Error at <i>BAUDRATE</i> 4: Error at <i>CHARLENGTH</i> 5: Error at <i>PARITY</i> 6: Error at <i>STOPBITS</i> 7: Error at <i>FLOWCONTROL</i> 	
8092h	Access error in parameter DB (DB too short)	
828xh	Error in parameter x of DB parameter, where x: 1: Error 1. parameter 2: Error 2. parameter	

5.5 Communication

5.5.1 Overview

The communication happens via the send and receive blocks FC/ SFC 217 (SER_SND) and FC/SFC 218 (SER_RCV). The FCs/SFCs are included in the consignment of the CPU.

5.5.2 FC/SFC 217 - SER_SND

DescriptionThis block sends data via the serial interface.The repeated call of the FC/SFC 217 SER_SND delivers a return
value for 3964R, USS and Modbus via RETVAL that contains, among
other things, recent information about the acknowledgement of the
partner station.The protocols USS and Modbus require to evaluate the receipt tele-
gram by calling the FC/SFC 218 SER_RCV after SER_SND.

Parameters

Parameter	Declaration	Data type	Description
DATAPTR	IN	ANY	Pointer to Data Buffer for sending data
DATALEN	OUT	WORD	Length of data sent
RETVAL	OUT	WORD	Return value (0 = OK)

DATAPTR

Here you define a range of the type Pointer for the send buffer where the data to be sent are stored. You have to set type, start and length.

Example:

Data is stored in DB5 starting at 0.0 with a length of 124byte.

DataPtr:=P#DB5.DBX0.0 BYTE 124

DATALEN Word where the number of the sent Bytes is stored.

At **ASCII** if data were sent by means of FC/SFC 217 faster to the serial interface than the interface sends, the length of data to send could differ from the DATALEN due to a buffer overflow. This should be considered by the user program.

With **STX/ETX**, **3964R**, **Modbus** and **USS** always the length set in *DATAPTR* is stored or 0.

RETVAL FC/SFC 217 (Return values)

Return values of the block:

Error code	Description		
0000h	Send data - ready		
1000h	Nothing sent (data length 0)		
20xxh	Protocol executed error free with xx bit pattern for diagnosis		
7001h	Data is stored in internal buffer - active (busy)		
7002h	Transfer - active		
80xxh	Protocol executed with errors with xx bit pattern for diagnosis (no acknowledgement by partner)		
90xxh	Protocol not executed with xx bit pattern for diagnosis (no acknowledgement by partner)		

Communication > FC/SFC 217 - SER_SND

Error code	Description
8x24h	Error in FC/SFC parameter x, where x:
	1: Error in DATAPTR
	2: Error in DATALEN
8122h	Error in parameter DATAPTR (e.g. DB too short)
807Fh	Internal error
809Ah	interface not found e.g. interface is used by PRO- FIBUS
809Bh	interface not configured

Protocol specific RETVAL values

ASCII

Value	Description
9000h	Buffer overflow (no data send)
9002h	Data too short (0byte)

STX/ETX

Value	Description
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (0byte)
9004h	Character not allowed

3964R

Value	Description
2000h	Send ready without error
80FFh	NAK received - error in communication
80FEh	Data transfer without acknowledgement of partner or error at acknowledgement
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (0byte)

USS

Error code	Description
2000h	Send ready without error
8080h	Receive buffer overflow (no space for receipt)
8090h	Acknowledgement delay time exceeded

Communication > FC/SFC 217 - SER_SND

Error code	Description	
80F0h	Wrong checksum in respond	
80FEh	Wrong start sign in respond	
80FFh	Wrong slave address in respond	
9000h	Buffer overflow (no data send)	
9001h	Data too long (>1024byte)	
9002h	Data too short (<2byte)	

Modbus RTU/ASCII Master


Error code	Description
2000h	Send ready (positive slave respond)
2001h	Send ready (negative slave respond)
8080h	Receive buffer overflow (no space for receipt)
8090h	Acknowledgement delay time exceeded
80F0h	Wrong checksum in respond
80FDh	Length of respond too long
80FEh	Wrong function code in respond
80FFh	Wrong slave address in respond
9000h	Buffer overflow (no data send)
9001h	Data too long (>1024byte)
9002h	Data too short (<2byte)

Communication > FC/SFC 217 - SER_SND


Principles of programming

The following text shortly illustrates the structure of programming a send command for the different protocols.

3964R



Communication > FC/SFC 218 - SER_RCV



5.5.3 FC/SFC 218 - SER_RCV

Description

This block receives data via the serial interface.

Using the FC/SFC 218 SER_RCV after SER_SND with the protocols USS and Modbus the acknowledgement telegram can be read.

Communication > FC/SFC 218 - SER_RCV

Parameters

Parameter	Declaration	Data type	Description
DATAPTR	IN	ANY	Pointer to Data Buffer for received data
DATALEN	OUT	WORD	Length of received data
ERROR	OUT	WORD	Error Number
RETVAL	OUT	WORD	Return value (0 = OK)

DATAPTR

Here you set a range of the type Pointer for the receive buffer where the reception data is stored. You have to set type, start and length. Example:

Data is stored in DB5 starting at 0.0 with a length of 124byte.

DataPtr:=P#DB5.DBX0.0 BYTE 124

DATALEN Word where the number of received Bytes is stored.

At **STX/ETX** and **3964R**, the length of the received user data or 0 is entered.

At **ASCII**, the number of read characters is entered. This value may be different from the read telegram length.

ERROR This word gets an entry in case of an error.

The following error messages may be created depending on the protocol:

ASCII

Bit	Error	Description
0	overrun	Overflow, a sign couldn't be read fast enough from the interface
1	framing error	Error that shows that a defined bit frame is not coincident, exceeds the allowed length or con- tains an additional bit sequence (Stop bit error)
2	parity	Parity error
3	overflow	Buffer is full

STX/ETX

Bit	Error	Description
0	overflow	The received telegram exceeds the size of the receive buffer.
1	char	A sign outside the range 20h 7Fh has been received.
3	overflow	Buffer is full.

3964R / Modbus RTU/ASCII Master

Bit	Error	Description
0	overflow	The received telegram exceeds the size of the receive buffer.

RETVAL FC/SFC 218 (Return value)


Return values of the block:

Error code	Description
0000h	no error
1000h	Receive buffer too small (data loss)
8x24h	Error at FC/SFC-Parameter x, with x:
	1: Error at DATAPTR
	2: Error at DATALEN
	3: Error at ERROR
8122h	Error in parameter DATAPTR (e.g. DB too short)
809Ah	Serial interface not found res. interface is used by PROFIBUS
809Bh	Serial interface not configured

Protocols and procedures

Principles of programming

The following picture shows the basic structure for programming a receive command. This structure can be used for all protocols.



5.6 Protocols and procedures

Overview

The CPU supports the following protocols and procedures:

- ASCII communication
- STX/ETX
- 3964R
- USS
- Modbus

ASCII


ASCII data communication is one of the simple forms of data exchange. Incoming characters are transferred 1 to 1. At ASCII, with every cycle the read FC/SFC is used to store the data that is in the buffer at request time in a parameterized receive data block. If a telegram is spread over various cycles, the data is overwritten. There is no reception acknowledgement. The communication procedure has to be controlled by the concerning user application. An according Receive_ASCII FB may be found within the VIPA library in the service area of www.vipa.com.

STX/ETX STX/ETX is a simple protocol with start and end ID, where STX stands for **S**tart of **Text** and ETX for **E**nd of **Text**.

- Any data transferred from the periphery must be preceded by a Start followed by the data characters and the end character. Depending of the byte width the following ASCII characters can be transferred: 5bit: not allowed: 6bit: 20...3Fh, 7bit: 20...7Fh, 8bit: 20...FFh.
- The effective data, which includes all the characters between Start and End are transferred to the CPU when the End has been received.
- When data is send from the CPU to a peripheral device, any user data is handed to the FC/SFC 217 (SER_SND) and is transferred with added Start- and End-ID to the communication partner.
- You may work with 1, 2 or no Start- and with 1, 2 or no End-ID.
- If no End-ID is defined, all read characters are transferred to the CPU after a parameterizable character delay time (Timeout).

As Start-res. End-ID all Hex values from 01h to 1Fh are permissible. Characters above 1Fh are ignored. In the user data, characters below 20h are not allowed and may cause errors. The number of Start- and End-IDs may be different (1 Start, 2 End res. 2 Start, 1 End or other combinations). For not used start and end characters you have to enter FFh in the hardware configuration.

Message structure:



3964

The 3964R procedure controls the data transfer of a point-to-point link between the CPU and a communication partner. The procedure adds control characters to the message data during data transfer. These control characters may be used by the communication partner to verify the complete and error free receipt.

The procedure employs the following control characters:


- STX: Start of Text
- DLE: Data Link Escape
- ETX: End of Text
- BCC: Block Check Character
- NAK: Negative Acknowledge

You may transfer a maximum of 255byte per message.

Procedure

Active partner

Passive partner



Protocols and procedures

	 When a DLE is transferred as part of the information it is repeated to distinguish between data characters and DLE control characters that are used to establish and to terminate the connection (DLE duplication). The DLE duplication is reversed in the receiving station. The 3964R procedure requires that a lower priority is assigned to the communication partner. When communication partners issue simultaneous send commands, the station with the lower priority will delay its send command. 								
USS	The USS protocol (U niverselle s erielle S chnittstelle = universal serial interface) is a serial transfer protocol defined by Siemens for the drive and system components. This allows to build-up a serial bus connection between a superordinated master and several slave systems. The USS protocol enables a time cyclic telegram traffic by presetting a fix telegram length. The following features characterize the USS protocol:								
	 Multi point connection 								
	 Malt point connection Master slave access procedure 								
	 Single master system Max. 32 participants 								
	 Simple and secure telegram frame 								
	It is essential:								
	 You may connect 1 master and max. 31 slaves at the bus The single slaves are addressed by the master via an address sign in the telegram. The communication happens exclusively in half-duplex operation. After a send command, the acknowledgement telegram must be read by a call of the FC/SFC 218 SER_RCV. 								
	The telegrams for send and receive have the following structure:								
Master slave telegram									
STX LGE ADR PKE	IND	PWE	STW	HSW	BCC				

Slave master telegram

L

Н

L

Н

STX	LGE	ADR	PKE		IND		PWE		ZSW		HIW		BCC
02h			Н	L	Н	L	Н	L	Н	L	Н	L	

Н

L

Н

L

L

Н


02h

Protocols and procedures

with

- STX Start sign
- STW Control word
- LGE Telegram length
- ZSW State word
- ADR Address
- HSW Main set value
- PKE Parameter ID
- HIW Main effective value
- IND Index
- BCC Block Check Character
- PWE Parameter value

Broadcast with set bit 5 in ADR byte



A request can be directed to a certain slave ore be send to all slaves as broadcast message. For the identification of a broadcast message you have to set bit 5 to 1 in the ADR byte. Here the slave addr. (bit 0 ... 4) is ignored. In opposite to a "normal" send command, the broadcast does not require a telegram evaluation via FC/SFC 218 SER_RCV. Only write commands may be sent as broadcast.

Modbus


- The Modbus protocol is a communication protocol that fixes a hierarchic structure with one master and several slaves.
- Physically, Modbus works with a serial half-duplex connection. There are no bus conflicts occurring, because the master can only communicate with one slave at a time.
- After a request from the master, this waits for a preset delay time for an answer of the slave. During the delay time, communication with other slaves is not possible.
- After a send command, the acknowledgement telegram must be read by a call of the FC/SFC 218 SER_RCV.
- The request telegrams send by the master and the respond telegrams of a slave have the following structure:

Start sign	Slave address	Function Code	Data	Flow control	End sign
Broadcast v address = 0		broadca To mark In oppos require a	et can be directed to a specia st message. a broadcast message, the sl ite to a "normal" send comm a telegram evaluation via FC/ te commands may be sent as	ave address 0 and, the broadd SFC 218 SER_	is used. cast does not

ASCII, RTU mode	Modbus offers 2 different transfer modes. The mode selection happens during runtime by using the FC/SFC 216 SER_CFG.
	 ASCII mode: Every byte is transferred in the 2 sign ASCII code. The data are marked with a start and an end sign. This causes a transparent but slow transfer. RTU mode: Every byte is transferred as one character. This ena- bles a higher data pass through as the ASCII mode. Instead of start and end sign, a time control is used.
Supported Modbus pro- tocols	The following Modbus Protocols are supported by the RS485 inter- face:
	Modbus RTU MasterModbus ASCII Master

5.7 Modbus - Function codes

5.7 moubus - l'unction coues						
Naming convention	Modbus has some naming conventions:					
	Bit = IN: "Input Status" Coil OUT: "Coil Status"					
	Coil OUT: "Coil Status"					
	Word = IN: "Input Register" Register OUT: "Holding Register"					
	 Modbus differentiates between bit and word access; bits = "Coils" and words = "Register". Bit inputs are referred to as "Input-Status" and bit outputs as "Coil- 					
	Status".					
	word inputs are referred to as "Input-Register" and word outputs as "Holding-Register".					
Range definitions	Normally the access at Modbus happens by means of the ranges 0x, 1x, 3x and 4x.					
	0x and 1x gives you access to digital bit areas and 3x and 4x to analog word areas.					
	For the CPs from VIPA is not differentiating digital and analog data, the following assignment is valid:					
	0x - Bit area for master output data					
	Access via function code 01h, 05h, 0Fh					
	1x - Bit area for master input data					
	Access via function code 02h					
	3x - word area for master input data					
	Access via function code 04h					
	4x - word area for master output data					
	Access via function code 03h, 06h, 10h					



A description of the function codes follows below.


Overview

With the following Modbus function codes a Modbus master can access a Modbus slave: With the following Modbus function codes a Modbus master can access a Modbus slave. The description always takes place from the point of view of the master:

Code	Command	Description
01h	Read n bits	Read n bits of master output area 0x
02h	Read n bits	Read n bits of master input area 1x
03h	Read n words	Read n words of master output area 4x
04h	Read n words	Read n words master input area 3x
05h	Write 1 bit	Write 1 bit to master output area 0x
06h	Write 1 word	Write 1 word to master output area 4x
0Fh	Write n bits	Write n bits to master output area 0x
10h	Write n words	Write n words to master output area 4x

Point of View of "Input" and "Output" data

The description always takes place from the point of view of the master. Here data, which were sent from master to slave, up to their target are designated as "output" data (OUT) and contrary slave data received by the master were designated as "input" data (IN).



Respond of the slave

If the slave announces an error, the function code is send back with an "ORed" 80h.

	Slave answer:	Function code OR Function code	80h \rightarrow Error \rightarrow OK	
Byte sequence in a word		<i>1 wor</i> High-byte L	-	
Check sum CRC, RTU, LRC			and LRC at ASCII mode are m. They are not shown in the	
Read n bits 01h, 02h	Code 01h: Read n bits of master output area 0x Code 02h: Read n bits of master input area 1x			

Command telegram

Slave address	Function code	Address 1. bit	Number of bits	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Respond telegram

Slave address	Function code	Number of read bytes	Data 1. byte	Data 2. byte		Check sum CRC/LRC
1byte	1byte	1byte	1byte	1byte		1word
			max. 250byte			

Read n words 03h, 04h 03h: Read n words of master output area 4x

04h: Read n words master input area 3x

Command telegram

Slave address	Function code	Address 1. bit	Number of words	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Respond telegram

Slave address	Function code	Number of read bytes	Data 1. word	Data 2. word		Check sum CRC/LRC
1byte	1byte	1byte	1word	1word		1word
			max. 125words			

Write 1 bit 05hCode 05h: Write 1 bit to master output area 0x
A status change is via "Status bit" with following values:
"Status bit" = $0000h \rightarrow Bit = 0$
"Status bit" = FF00h $\rightarrow Bit = 1$

Command telegram

Slave address	Function code	Address bit	Status bit	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Respond telegram

Slave address	Function code	Address bit	Status bit	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Write 1 word 06h Code 06h: Write 1 word to master output area 4x

Command telegram

Slave address	Function code	Address word	Value word	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Respond telegram

Slave address	Function code	Address word	Value word	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Write n bits 0FhCode 0Fh: Write n bits to master output area 0xPlease regard that the number of bits has additionally to be set in
byte.

Command telegram

Slave address	Func- tion code	Address 1. bit	Number of bits	Number of bytes	Data 1. byte	Data 2. byte		Check sum CRC/ LRC
1byte	1byte	1word	1word	1byte	1byte	1byte	1byte	1word
					n	nax. 250byt	е	

Respond telegram

Slave address	Function code	Address 1. bit	Number of bits	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Write n words 10h

Code 10h: Write n words to master output area 4x

Command telegram

Slave address	Func- tion code	Address 1. word	Number of words	Number of bytes	Data 1. word	Data 2. word		Check sum CRC/ LRC
1byte	1byte	1word	1word	1byte	1word	1word	1word	1word
					m	ax. 125wor	ds	

Respond telegram

Slave address	Function code	Address 1. word	Number of words	Check sum CRC/ LRC
1byte	1byte	1word	1word	1word

Fast introduction

6 *Option:* **PROFIBUS** communication

6.1 Overview

Enable bus functionality via VSC

To switch the MPI(PB) interface X3 to PROFIBUS functionality, you have to enable the according bus functionality by means of a VSC storage media from VIPA. By plugging the VSC storage card and then an overall reset the according functionality is enabled.


♦ 'Overview' on page 71

- PROFIBUS DP
 PROFIBUS is an international standard applicable to an open and serial field bus for building, manufacturing and process automation that can be used to create a low (sensor-/actuator level) or medium (process level) performance network of programmable logic controllers.
 PROFIBUS comprises an assortment of compatible versions. The
 - following details refer to PROFIBUS DP.
 PROFIBUS DP is a special protocol intended mainly for automation tasks in a manufacturing environment. DP is very fast, offers Plug'n'Play facilities and provides a cost-effective alternative to parallel cabling between PLC and remote I/O. PROFIBUS DP was designed for high-speed data communication on the sensor-actuator level.
 - The data transfer referred to as "Data Exchange" is cyclical. During one bus cycle, the master reads input values from the slaves and writes output information to the slaves.
- **CPU with DP master** The PROFIBUS DP master is to be configured in the hardware configurator from Siemens. Here the configuration happens by the sub module X1 (MPI/DP) of the Siemens CPU. After the transmission of the data to the CPU, the configuration data are internally passed on to the PROFIBUS master part. During the start-up the DP master automatically includes his data areas into the address range of the CPU. Project engineering in the CPU is not required.
- **Deployment of the DP master with CPU** Via the PROFIBUS DP master PROFIBUS DP slaves may be coupled to the CPU. The DP master communicates with the DP slaves and links up its data areas with the address area of the CPU. At every POWER ON respectively overall reset the CPU fetches the I/O mapping data from the master. At DP slave failure, the OB 86 is requested. If this is not available, the CPU switches to STOP and BASP is set. As soon as the BASP signal comes from the CPU, the DP master is setting the outputs of the connected periphery to zero. The DP master remains in the operating mode RUN independent from the CPU.

6.2 Fast introduction

Overview

The PROFIBUS DP master is to be configured in the hardware configurator. Here the configuration happens by means of the sub module X1 (MPI/DP) of the Siemens CPU.



6.3 Enable bus functionality via VSC

Enabling

♦ 'Overview' on page 71

6.4 Hardware configuration - CPU

Precondition

The configuration of the CPU takes place at the Siemens *'hardware configurator'*. The hardware configurator is part of the Siemens SIMATIC Manager. It serves for project engineering. Please use for configuration the Siemens SIMATIC Manager V 5.5 SP2 and up.



For project engineering a thorough knowledge of the Siemens SIMATIC Manager and the Siemens hardware configurator is required!

The configuration of the System SLIO CPU happens in the Siemens SIMATIC Manager by means of a virtual PROFINET IO device 'VIPA SLIO CPU'. The 'VIPA SLIO System' is to be installed in the hardware catalog by means of the GSDML.

Hardware configuration - CPU

Installing the IO device VIPA SLIO System	The installation of the PROFINET IO devices 'VIPA SLIO CPU' happens in the hardware catalog with the following approach:					
	1. Go to the servic	e area o	f www.vipa.com.			
	2. Load from the download area at 'PROFINET files' the file System SLIO_Vxxx.zip.					
	3. Extract the file in	nto your	working directory.			
	4. Start the Siemer	ns hardw	are configurator.			
	5. Close all the pro	jects.				
	6. Select 'Options	→ Instal	l new GSD file'			
	7. Navigate to your working directory and install the accord GSDML file.					
	 After the instant found at 'PR → VIPA SLI 	OFINET	10 🗲 Additional fie	ET IO device can be eld devices ➔ I/O		
Proceeding	To be compatible with steps should be exec		mens SIMATIC ma	nager the following		
	1. Start the Siemer	ns hardw	vare configurator wi	th a new project.		
	2. Insert a profile ra	ail from t	he hardware catalo	og.		
	3. Place at <i>'Slot'</i> -Number 2 the CPU 315-2 PN/DP (315-2EH14 V3.2).					
		Slot	Module			
		1				
		2	CPU 315-2PN/DP			
		X1	MPI/DP			

X2... Port 2 3

X2

Х2...

4. Click at the sub module '*PN-IO*' of the CPU.

5. ▶ Select 'Context menu → Insert PROFINET IO System'.

PN-IO


Port 1



6. Create with [New] a new sub net and assign valid address data

- **7.** Click at the sub module '*PN-IO*' of the CPU and open with 'Context menu \rightarrow Properties' the properties dialog.
- **8.** Insert at 'General' a 'Device name' The device name must be unique at the Ethernet subnet.

Deployment as PROFIBUS DP master



- Navigate in the hardware catalog to the directory 'PROFINET IO → Additional field devices → I/O → VIPA SLIO System' and connect the IO device '014-CEF0R00 CPU' to your PROFINET system.
 - ⇒ In the slot overview of the PROFINET IO device 'VIPA SLIO CPU' the CPU is already placed at slot 0. From slot 1 you can place your system SLIO modules.


6.5 Deployment as PROFIBUS DP master

Precondition

The hardware configuration described before was established.

Proceeding


- **1.** Open the properties dialog of the DP interface of the CPU by means of a double-click at *'MPI/DP'*.
- **2.** Set at Interface: Type "PROFIBUS".
- **3.** Connect to PROFIBUS and preset an address (preferably 2). Confirm your input with [OK].
- **4.** Switch at Operating mode to "DP master" and confirm the dialog with [OK].





Now the project engineering of your PROFIBUS DP master is finished. Please link up now your DP slaves with periphery to your DP master. PROFIBUS installation guidelines

- **1.** For the project engineering of PROFIBUS DP slaves you search the concerning PROFIBUS DP slave in the hardware catalog and drag&drop it in the subnet of your master.
- **2.** Assign a valid PROFIBUS address to the DP slave.
- **3.** Link up the modules of your DP slave system in the plugged sequence and add the addresses that should be used by the modules.
- **4.** If needed, parametrize the modules.
- **5.** Save, compile and transfer your project.



6.6 **PROFIBUS** installation guidelines


PROFIBUS in general

- A PROFIBUS DP network may only be built up in linear structure.
 PROFIBUS DP consists of minimum one segment with at least
- PROFIBUS DP consists of minimum one segment with at least one master and one slave.
- A master has always been deployed together with a CPU.
- PROFIBUS supports max. 126 participants.
- Per segment a max. of 32 participants is permitted.
- The max. segment length depends on the transfer rate: 9.6 ... 187.5bit/s→1000m 500kbit/s → 400m
 - 1.5 Mbit/s \rightarrow 200m
 - $3 \dots 12$ Mbit/s $\rightarrow 200$ m
 - $3 \dots 12 \text{IVIDIUS} \rightarrow 100 \text{III}$
- Max. 10 segments may be built up. The segments are connected via repeaters. Every repeater counts for one participant.
- The bus respectively a segment is to be terminated at both ends.
- All participants are communicating with the same transfer rate. The slaves adjust themselves automatically on the transfer rate.

- Transfer medium As transfer medium PROFIBUS uses an isolated twisted-pair cable based upon the RS485 interface. The RS485 interface is working with voltage differences. Though it is less irritable from influences than a voltage or a current interface. You are able to configure the network as well linear as in a tree structure. Max. 32 participants per segment are permitted. Within a segment the members are linear connected. The segments are connected via repeaters. The maximum segment length depends on the transfer rate. PROFIBUS DP uses a transfer rate between 9.6kbit/s and 12Mbit/ s, the slaves are following automatically. All participants are communicating with the same transfer rate. The bus structure under RS485 allows an easy connection res.
 - The bus structure under RS485 allows an easy connection res. disconnection of stations as well as starting the system step by step. Later expansions don't have any influence on stations that are already integrated. The system realizes automatically if one partner had a fail down or is new in the network.



The following picture illustrates the terminating resistors of the respective start and end station.




The PROFIBUS line has to be terminated with its ripple resistor. Please make sure to terminate the last participants on the bus at both ends by activating the terminating resistor. PROFIBUS installation guidelines

EasyConn bus connector



In PROFIBUS all participants are wired parallel. For that purpose, the bus cable must be feed-through. Via the order number 972-0DP10 you may order the bus connector "EasyConn". This is a bus connector with switchable terminating resistor and integrated bus diagnostic.



Dimensions in mm	0°	45°	90°
A	64	61	66
В	34	53	40
С	15.8	15.8	15.8

To connect this EasyConn plug, please use the standard PROFIBUS cable type A (EN50170). Starting with release 5 you also can use highly flexible bus cable:

Lapp Kabel order no: 2170222, 2170822, 2170322.

With the order no. 905-6AA00 VIPA offers the "EasyStrip" de-isolating tool that makes the connection of the Easy-Conn much easier.





Dimensions in mm

Termination with "Easy-Conn" The "EasyConn" bus connector is provided with a switch that is used to activate a terminating resistor.

PROFIBUS installation guidelines

Wiring





[1] 1./last bus participant

[2] further participants



CAUTION!

The terminating resistor is only effective, if the connector is installed at a bus participant and the bus participant is connected to a power supply.

The tightening torque of the screws to fix the connector to a device must not exceed 0.02Nm!



A complete description of installation and deployment of the terminating resistors is delivered with the connector.

Assembly





- **1.** Loosen the screw.
- 2. Lift contact-cover.
- **3.** Insert both wires into the ductsprovided (watch for the correct line colour as below!)
- **4.** Please take care not to cause a short circuit between screen and data lines!
- 5. Close the contact cover.
- 6. Tighten screw (max. tightening torque 0.08Nm).



The green line must be connected to A, the red line to B!

Commissioning and Start-up behaviour

6.7 Commissioning and Start-up behaviour

Start-up on delivery	In delivery the CPU is overall reset. The PROFIBUS part is deacti- vated and its LEDs are off after Power ON.
Online with bus param- eter without slave project	The DP master can be served with bus parameters by means of a hardware configuration. As soon as these are transferred the DP master goes online with his bus parameter. This is shown by the RUN LED. Now the DP master can be contacted via PROFIBUS by means of his PROFIBUS address. In this state the CPU can be accessed via PROFIBUS to get configuration and DP slave project.
Slave configuration	If the master has received valid configuration data, he switches to <i>Data Exchange</i> with the DP Slaves. This is indicated by the DE-LED.
CPU state controls DP master	After PowerON respectively a receipt of a new hardware configuration the configuration data and bus parameter were transferred to the DP master. Dependent on the CPU state the following behaviour is shown by the DP master:
Master behaviour at CPU STOP	 The global control command "Clear" is sent to the slaves by the master. Here the DE-LED is blinking. DP slaves with fail safe mode were provided with output telegram length "0". DP slaves without fail safe mode were provided with the whole output telegram but with output data = 0. The input data of the DP slaves were further cyclically transferred to the input area of the CPU.
Master behaviour at CPU RUN	 The global control command "Operate" is sent to the slaves by the master. Here the DE-LED is on. Every connected DP slave is cyclically attended with an output telegram containing recent output data. The input data of the DP slaves were cyclically transferred to the input area of the CPU.

7 Configuration with TIA Portal

7.1 TIA Portal - Work environment

7.1.1 General

General

In this chapter the project engineering of the VIPA CPU in the Siemens TIA Portal is shown. Here only the basic usage of the Siemens TIA Portal together with a VIPA CPU is shown. TIA means **T**otally integrated **A**utomation from Siemens. Here your VIPA PLCs may be configured and linked. For diagnostics online tools are available.

\bigcirc

Information about the Siemens TIA Portal can be found in the online help respectively in the according online documentation.

Starting the TIA Portal

To start the Siemens TIA Portal with Windows select 'Start \rightarrow Programs \rightarrow Siemens Automation \rightarrow TIA ...'

Then the TIA Portal opens with the last settings used.

TIA		
Start	 Open existing project Create new project 	Existing projects: Project 1 Project 2 Project 3
Online & Diagnostics		
> Project view		

Exiting the TIA Portal With the menu '*Project* \rightarrow *Exit*' in the '*Project view*' you may exit the TIA Portal. Here there is the possibility to save changes of your project before.

7.1.2 Work environment of the TIA Portal

Basically, the TIA Portal has the following 2 views. With the button on the left below you can switch between these views:


Portal view The *'Portal view'* provides a "task oriented" view of the tools for processing your project. Here you have direct access to the tools for a task. If necessary, a change to the Project view takes place automatically for the selected task.

Project view The *'Project view'* is a "structured" view to all constituent parts of your project.

TIA Portal - Hardware configuration - CPU

Areas of the Project view

The Project view is divided into the following areas:



- 1 Menu bar with toolbars
- 2 Project tree with Details view
- 3 Project area
- 4 Device overview of the project respectively area for block programming
- 5 Properties dialog of a device (parameter) respectively information area
- 6 Hardware catalog and tools
- 7 "Task-Cards" to select hardware catalog, tasks and libraries
- 8 Jump to Portal or Project view
- 7.2 TIA Portal Hardware configuration CPU

The hardware configuration of the CPU and its plugged modules happens in the Siemens TIA Portal by means of a virtual PROFINET IO device. For the PROFINET interface is standardized software sided, the functionality is guaranteed by including a GSDML file into the Siemens TIA Portal.

The hardware configuration of the CPU is divided into the following parts:

- Installation GSDML SLIO CPU PROFINET
- Configuration Siemens CPU
- Connection SLIO CPU as PROFINET IO device

Installation GSDML SLIO CPU for PRO-FINET

Overview

The installation of the PROFINET IO devices 'VIPA SLIO CPU' happens in the hardware catalog with the following approach:

- **1.** Go to the service area of www.vipa.com.
- **2.** Load from the download area at *'PROFINET files* ' the file System SLIO_Vxxx.zip.
- **3.** Extract the file into your working directory.
- **4.** Start the Siemens TIA Portal.
- 5. Close all the projects.
- **6.** Switch to the *Project view*.

- 7. ▶ Select 'Options → Install general station description file (GSD)'.
- **8.** Navigate to your working directory and install the according GSDML file.
 - After the installation the hardware catalog is refreshed and the Siemens TIA Portal is finished.


After restarting the Siemens TIA Portal the according PRO-FINET IO device can be found at *Other field devices* > *PRO-FINET* > *IO* > *VIPA GmbH* > *VIPA SLIO System*.

Thus, the VIPA components can be displayed, you have to deactivate the "Filter" of the hardware catalog.

Configuration Siemens CPU

To be compatible with the Siemens TIA Portal, the CPU from VIPA is to be configured as CPU 315-2 PN/DP (6ES7 315-2EH14-0AB0 V3.2) from Siemens.

- **1.** Start the Siemens TIA Portal.
- **2.** Create a new project in the *Portal view* with 'Create new project'.
- **3.** Switch to the *Project view*.
- 4. Click in the Project tree at 'Add new device'.
- 5. Select the following CPU in the input dialog: SIMATIC S7-300 > CPU 315-2 PN/DP > 6ES7 315-2EH14-0AB0 V3.2
 - \Rightarrow The CPU is inserted with a profile rail.



Device overview:

Module	 Slot	 Туре	
PLC	2	CPU 315-2 PN/DP	
MPI/DP inter- face	2 X1	MPI/DP interface	

TIA Portal - Hardware configuration - CPU

PROFINET interface	2 X2	PROFINET interface

Setting standard CPU parameters Since the CPU from VIPA is configured as Siemens CPU, so the setting of the non- VIPA specific parameters takes place via the Siemens CPU. For parametrization click in the *Project area*respectively in the *Device overview* at the CPU part. Then the parameters of the CPU part are shown in the *Properties dialog*. Here you can make your parameter settings. ఈ 'General' on page 53

Connection SLIO CPU as PROFINET IO device

- **1.** Switch in the *Project area* to '*Network view*'.
- 2. After installing the GSDML the IO device for the SLIO CPU may be found in the hardware catalog at *Other field devices > PRO-FINET > IO > VIPA GmbH > VIPA SLIO System*. Connect the slave system to the CPU by dragging&dropping it from the hardware catalog to the *Network view* and connecting it via PRO-FINET to the CPU.
- 3. Click in the *Network view* at the PROFINET part of the Siemens CPU and enter at valid IP address data in *'Properties'* at *'Ethernet address'* in the area *'IP protocol'*.
- **4.** Enter at *'PROFINET'* a *'PROFINET device name'*. The device name must be unique at the Ethernet subnet.

Menu	a X S G X Store G			
	Network view		Catalog	
	PLC CPU 315-2PN/DP	PROFINET IO System	Filter 1 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	
	CPU 3152PN/DF General	Properties Ethernet addresses	VIPA SLIO System	
	Ethernet Addresses	IP Protocol		
		IP address:		
		Subnet mask:		
		PROFINET		
		PROFINET device name:		

- **5.** Select in the *Network view* the IO device 'VIPA SLIO CPU...' and switch to the *Device overview*.
 - ⇒ In the Device overview of the PROFINET IO device 'VIPA SLIO CPU' the CPU is already placed at slot 0. From slot 1 you can place your system SLIO modules.

TIA Portal - Hardware configuration - Ethernet PG/OP channel

Setting VIPA specific CPU parameters	For parametrization click at the CPU at slot 0 in the <i>Device overview</i> of the PROFINET IO device 'VIPA SLIO CPU'. Then the parameters of the CPU part are shown in the <i>Properties dialog</i> . Here you can make your parameter settings. \Leftrightarrow Chapter 4.8 'Setting VIPA specific CPU parameters' on page 56			
7.3 TIA Portal - Hardy	ware configuration - Ethernet PG/OP channel			
Overview	The CPU has an integrated Ethernet PG/OP channel. This channel allows you to program and remote control your CPU.			
	The Ethernet PG/OP channel also gives you access to the internal web page that contains information about firmware version, con- nected I/O devices, current cycle times etc.			
	At the first commissioning respectively after a factory reset the Ethernet PG/OP channel has no IP address.			
	 For online access to the CPU via the Ethernet PG/OP channel, valid IP address parameters have to be assigned to this. This is called "initialization". 			
	 This can be done with the Siemens TIA Portal. 			
Assembly and commis-	1. Install your System SLIO with your CPU.			
sioning	2. Wire the system by connecting cables for voltage supply and			
	signals. 3. ▶ Connect the Ethernet jack (X1) of the Ethernet PG/OP channel			
	to Ethernet.			
	4. Switch on the power supply.			
	After a short boot time the CP is ready for communication. He possibly has no IP address data and requires an initiali- zation.			
"Initialization" via Online functions	The initialization via the Online functions takes place with the fol- lowing proceeding:			
	Determine the current Ethernet (MAC) address of your Ethernet PG/OP channel. This can be found at the front of the CPU labelled as "MAC PG/OP:".			
	X1 PG/OP X2 PtP(MPI) X3 MPI(PB)			
	Ethernet			
	PG/OP			

MAC PG/OP: 00-20-D5-77-05-10

TIA Portal - Hardware configuration - Ethernet PG/OP channel


You get valid IP address parameters from your system administrator. The assignment of the IP address data happens online in the Sie- mens TIA Portal with the following proceeding:					
1. Start the Siemens TIA Portal.					
2. Switch to the 'Pro	oject view'.				
3. Click in the ' <i>Project tree</i> ' at 'Online access' and choose here by a doubleclick your network card, which is connected to the Ethernet PG/OP channel.					
<i>device</i> '. This can	4. To get the stations and their MAC address, use the 'Accessible device'. This can be found at the front of the CPU labelled as "MAC PG/OP:".				
(Onboard PG/OP	[MAC address]) and	l open with "Online & Diag-			
 6. Navigate to <i>Functions</i> > <i>Assign IP address</i>. Type in the IP configuration like IP address, subnet mask and gateway. 7. Confirm with [Assign IP configuration]. ⇒ Directly after the assignment the Ethernet PG/OP channel is online reachable using the set IP address data. The value remains as long as it is reassigned, it is overwritten by a hardware configuration or an factory reset is executed. 					
			TIA		
Project tree	Online access	Assign IP address			
Online access Net adapter accessible devices Onboard PG/OP [00-2 Online & Diagnostics	Diagnostics General Functions Assign IP address Assign name Reset to factory set	IP address: 0 . 0 . 0 . 0 Subnet mask: 0 . 0 . 0 . 0 Router address: 0 . 0 . 0 . 0 Assign IP address			
	 The assignment of the mens TIA Portal with t 1. Start the Siemens 2. Switch to the 'Projet a doubleclick you Ethernet PG/OP 3. Click in the 'Projet a doubleclick you Ethernet PG/OP 4. To get the station device'. This can "MAC PG/OP:" 5. Choose from the (Onboard PG/OP nostics" the diagr 6. Navigate to Funct figuration like IP a 7. Confirm with [Ass ⇒ Directly after to online reacharemains as lo hardware con TA Menu Project tree Online access Net adapter accessible devices Online & Diagnostics 	 The assignment of the IP address data hap mens TIA Portal with the following proceed 1. Start the Siemens TIA Portal. 2. Switch to the 'Project view'. 3. Click in the 'Project tree' at 'Online ad a doubleclick your network card, which Ethernet PG/OP channel. 4. To get the stations and their MAC address and their MAC address. This can be found at the front "MAC PG/OP:". 5. Choose from the list the module with the (Onboard PG/OP [MAC address]) and nostics" the diagnostics dialog in the F 6. Navigate to <i>Functions</i> > Assign IP address and figuration like IP address, subnet mas 7. Confirm with [Assign IP configuration] ⇔ Directly after the assignment the E online reachable using the set IP a remains as long as it is reassigned hardware configuration or an factor Menu Project tree Online access Net adapter accessible devices Online & Diagnostics 			

Due to the system you may get a message that the IP address could not be assigned. This message can be ignored.

Take IP address parameters in project

- **1.** Open your project.
- 2. If not already done, configure in the *'Device configuration'* a Siemens CPU 315-2 PN/DP (6ES7 315-2EH14-0AB0 V3.2).
- 3. As Ethernet PG/OP channel place at slot 4 the Siemens CP 343-1 (6GK7 343-1EX21 0XE0 V.1.2).
- **4.** Open the "Property" dialog by clicking on the CP 343-1EX21 and enter for the CP at "Properties" at "Ethernet address" the IP address data, which you have assigned before.
- **5.** Transfer your project.

Hardware Configuration - I/O modules



Device overview:


Module	 Slot	 Туре	
PLC	2	CPU 315-2 PN/DP	
MPI/DP inter- face	2 X1	MPI/DP interface	
PROFINET interface	2 X2	PROFINET interface	
CP 343-1	4	CP 343-1	

7.4 Hardware Configuration - I/O modules

Hardware configuration of the modules

Starting with slot 1 place in the *Device overview* of the PROFINET IO device 'VIPA SLIO CPU' your System SLIO modules in the plugged sequence. For this drag from the hardware catalog the corresponding module to the corresponding position in the *Device overview*.

TIA Portal - Include VIPA library




ParametrizationTo provide specific addressing of the installed peripheral modules, certain addresses must be allocated in the CPU. For parametrization click in the *Device overview* at the module you want to parametrize. Then the parameters of the module are shown in the *Properties* dialog. Here you can make your parameter settings.

7.5 TIA Portal - Include VIPA library

Overview	 The VIPA specific blocks may be found at www.vipa.com as downloadable library at the "service" area with <i>Downloads > VIPA LIB</i>. The library is available as packed zip-file Fx000020_V If you want to use VIPA specific blocks, you have to import the library into your project. Execute the following steps: Extract FX000020_Vzip Open library and transfer blocks into the project
Unzip FX000020_Vzip	Start your un-zip application with a double click on the file FX000020_Vzip and copy all the files and folders in a work directory for the Siemens TIA Portal.
Open library and transfer blocks to project	 Start the Siemens TIA Portal with your project. Select the <i>Project view</i>. Choose "Libraries" from the Task cards on the right side. Click at "Global libraries". Click at "Open global library".

TIA Portal - Project transfer



6. Navigate to your directory and load the file VIPA_TIA.al11.

7. Copy the necessary blocks from the library into the "Program blocks" of the Project tree of your project. Now you have access to the VIPA specific blocks via your user application.

7.6 TIA Portal - Project transfer

Overview

There are the following possibilities for project transfer into the CPU:

- Transfer via MPI
- Transfer via Ethernet
- Transfer via memory card

 Transfer via MPI
 Currently the VIPA programming cables for transfer via MPI are not supported. This is only possible with the programming cable from Siemens.

- **1.** Establish a connection to the CPU via MPI with an appropriate programming cable. Information may be found in the corresponding documentation of the programming cable.
- 2. Switch-ON the power supply of your CPU and start the Siemens TIA Portal with your project.
- Select in the Project tree your CPU and choose 'Context menu → Download to device → Hardware configuration' to transfer the hardware configuration.
- 4. To transfer the PLC program choose 'Context menu
 → Download to device → Software'. Due to the system you have to transfer hardware configuration and PLC program separately.
- **Transfer via Ethernet** For transfer via Ethernet the CPU has the following interface:
 - X1 Ethernet PG/OP channel

Initialization So that you may the according Ethernet interface, you have to assign IP address parameters by means of the "initialization". & Chapter 7.3 'TIA Portal - Hardware configuration - Ethernet PG/OP channel' on page 129 TIA Portal - Project transfer

Please consider to use the same IP address data in your project for the CP 343-1.

Transfer	1. For the transfer, connect, if not already done, the appropriate Ethernet jack to your Ethernet.
	2. Open your project with the Siemens TIA Portal.
	3. Click in the <i>Project tree</i> at <i>Online access</i> and choose here by a double-click your network card, which is connected to the Ethernet PG/OP interface.
	4. Select in the <i>Project tree</i> your CPU and click at [Go online].
	5. Set the access path by selecting "PN/IE" as type of interface, your network card and the according subnet. Then a net scan is established and the corresponding station is listed.
	 Establish with [Connect] a connection.
	7. ► Click to 'Online → Download to device'.
	The according block is compiled and by a request trans- ferred to the target device. Provided that no new hardware configuration is transferred to the CPU, the entered Ethernet connection is permanently stored in the project as transfer channel.
Transfer via memory card	The memory card serves as external storage medium. There may be stored several projects and sub-directories on a memory card. Please regard that your current project is stored in the root directory and has one of the following file names:
	S7PROG.WLDAUTOLOAD.WLD
	 Create in the Siemens TIA Portal a wld file with 'Project → Memory card file → New'.
	⇒ The wld file is shown in the <i>Project tree</i> at "SIMATIC Card Reader" as "Memory card file".
	2. Copy the blocks from the <i>Program blocks</i> to the wld file. Here the hardware configuration data are automatically copied to the wld file as "System data".
Transfer memory card \rightarrow CPU	The transfer of the application program from the memory card into the CPU takes place depending on the file name after an overall reset or PowerON.
	 S7PROG.WLD is read from the memory card after overall reset. AUTOLOAD.WLD is read from the memory card after PowerON.
	The blinking of the SD LED of the CPU marks the active transfer. Please regard that your user memory serves for enough space for your user program, otherwise your user program is not completely loaded and the SF LED gets on.

Transfer CPU → Memory card	When a memory card has been installed, the write command stores the content of the RAM as S7PROG.WLD on the memory card. The write command can be found in the Siemens TIA Portal in the Task card "Online tools" in the command area at "Memory" as button [Copy RAM to ROM]. The SD LED blinks during the write access. When the LED expires, the write process is finished. If this project is to be loaded automatically from the memory card with PowerON, you have to rename this to on the memory card to <i>AUTOLOAD.WLD</i> .
Checking the transfer operation	After accessing the memory card you can find a diagnostics entry in the CPU. To monitor the diagnostics entries, you select <i>Online & Diagnostics</i> in the Siemens TIA Portal. Here you can access the "Diagnostics buffer". <i>S Chapter 4.18 'VIPA specific diagnostic entries' on page 76</i>